Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2007-12-25
2007-12-25
Phan, Trong (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185070, C365S154000, C365S156000, C365S230050, C365S230060
Reexamination Certificate
active
11239802
ABSTRACT:
A nonvolatile memory circuit includes a flip-flop to degrade an internal circuit irreversibly based on a voltage applied to a first or second bit line so as to latch data in a nonvolatile manner, a first switch coupled between a first output terminal of the flip-flop and the first bit line, a second switch coupled between the first output terminal of the flip-flop and the first bit line, a third switch coupled between a second output terminal of the flip-flop outputting an inverse of an output of the first output terminal and the second bit line, and a fourth switch coupled between the second output terminal of the flip-flop and the second bit line.
REFERENCES:
patent: 3636530 (1972-01-01), Mark et al.
patent: 4419744 (1983-12-01), Rutter
patent: 5334870 (1994-08-01), Katada et al.
patent: 5754467 (1998-05-01), Ikeda et al.
patent: 5956269 (1999-09-01), Ouyang et al.
patent: 6038168 (2000-03-01), Allen et al.
patent: 6262911 (2001-07-01), Braceras et al.
patent: 6269032 (2001-07-01), Takeuchi et al.
patent: 6288969 (2001-09-01), Gibbins et al.
patent: 6473334 (2002-10-01), Bailey et al.
patent: 6473357 (2002-10-01), Fan et al.
patent: 6535453 (2003-03-01), Nii et al.
patent: 6741517 (2004-05-01), Fisher et al.
patent: 6906953 (2005-06-01), Forbes
patent: 6906962 (2005-06-01), Layman et al.
patent: 6909635 (2005-06-01), Forbes et al.
patent: 7042792 (2006-05-01), Lee et al.
patent: 06-076582 (1994-03-01), None
patent: WO 2004/057621 (2004-07-01), None
Enomoto Tadayoshi, “CMOS Integrated Circuit: Introduction to Specification”, Baifukan, 1996.
E. Seevinck et al., “Static-Noise Margin Analysis of MOS SRAM Cells”, IEEE Journal of Solid-State Circuits, vol. sc-22, No. 5, Oct. 1987, pp. 748-754.
Ladas & Parry LLP
NSCORE Inc.
Phan Trong
LandOfFree
Nonvolatile memory circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3895544