Nonvolatile memory cell arrangement

Static information storage and retrieval – Floating gate – Particular connection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S063000, C257S211000, C257S381000, C257S758000

Reexamination Certificate

active

07411822

ABSTRACT:
Memory transistors are arranged in a plurality of rows and columns. A first source/drain terminal of each memory transistor of a first column is connected to an electrically conductive conductor track in a first metallization plane, and a first source/drain terminal of each memory transistor of a second column adjacent to the first column is connected to an electrically conductive conductor track in a second metallization plane.

REFERENCES:
patent: 6421267 (2002-07-01), Kuo et al.
patent: 6617632 (2003-09-01), Taniguchi et al.
patent: 2002/0036927 (2002-03-01), Mori et al.
patent: 2003/0123272 (2003-07-01), Kang et al.
patent: 2004/0090851 (2004-05-01), Tanzawa et al.
patent: 2004/0115883 (2004-06-01), Iwata et al.
patent: 2004/0136222 (2004-07-01), Ostermayr
patent: 2004/0212008 (2004-10-01), Hasegawa
patent: 2005/0121793 (2005-06-01), Liaw
patent: 2005/0199913 (2005-09-01), Hofmann et al.
patent: 2005/0280001 (2005-12-01), Chang
patent: 2006/0083077 (2006-04-01), Mirichigni et al.
patent: 102 41 171 (2004-02-01), None
Cho, E.S. et al., “Optimized Cell Structure for FinFET Array Flash Memory,” IEEE, pp. 289-292 (2004).
Fujiwara, I. “0.13 μm MONOS Single Transistor Memory Cell with Separated Source Lines,” IEEE, pp. 4 (1998).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Nonvolatile memory cell arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory cell arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory cell arrangement will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4008033

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.