Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1995-04-28
1997-09-02
Nelms, David C.
Static information storage and retrieval
Addressing
Plural blocks or banks
36518533, 365 63, 365 52, G11C 700
Patent
active
056639236
ABSTRACT:
A nonvolatile memory includes a global line and a first block and a second block. The first block includes a plurality of first local lines and a first local decoder coupled to the global line and the first local lines for selectively coupling the global line to one of the first local lines in accordance with an address when the first local decoder is enabled and for isolating the first local lines from the global line when the first local decoder is disabled. The second block includes a plurality of second local lines and a second local decoder coupled to the global line and the second local lines for selectively coupling the global line to one of the second local lines in accordance with the address when the second local decoder is enabled and for isolating the second local lines from the global line when the second local decoder is disabled such that interference between the first and second blocks is eliminated during memory operations.
REFERENCES:
patent: 4849943 (1989-07-01), Pfennings
patent: 4918662 (1990-04-01), Kondo
patent: 4935898 (1990-06-01), Miyaoka et al.
patent: 4939696 (1990-07-01), Katsuo et al.
patent: 4958326 (1990-09-01), Sakurai
patent: 4961164 (1990-10-01), Miyaoka et al.
patent: 4967399 (1990-10-01), Kuwabara et al.
patent: 4977538 (1990-12-01), Anami et al.
patent: 5007023 (1991-04-01), Kim et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5132928 (1992-07-01), Hayashikoshi et al.
patent: 5239505 (1993-08-01), Fazio et al.
patent: 5245570 (1993-09-01), Fazio et al.
patent: 5263002 (1993-11-01), Suzuki et al.
patent: 5274597 (1993-12-01), Ohbayashi et al.
patent: 5416748 (1995-05-01), Fujita
Baltar Robert L.
Bauer Mark E.
Frary Kevin W.
Pudar Steven D.
Sweha Sherif R.
Intel Corporation
Le Vu A.
Nelms David C.
LandOfFree
Nonvolatile memory blocking architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory blocking architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory blocking architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-313855