Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2008-05-13
2008-05-13
Nguyen, VanThu (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185220, C365S189040, C365S191000
Reexamination Certificate
active
11476745
ABSTRACT:
A nonvolatile memory apparatus which includes plural memories one of which is a nonvolatile memory such as a Flash EEPROM capable of being specified a plurality of operations from a processing unit of the apparatus including an erase operation, the erase operation in the nonvolatile memory performs a threshold voltage moving operation and a verify operation, and the nonvolatile memory is capable of releasing the I/O bus during the erase operation to thereby allow accessing of other memories and/or system components. For example, during this erase operation, the Flash EEPROM is able to free the I/O data terminal such that the EEPROM becomes electrically isolated from the CPU. The CPU is then able to perform data processing by the system bus where information can then be transferred/received such as between other memories, e.g., ROM and RAM, and otherwise with the I/O port.
REFERENCES:
patent: 4203158 (1980-05-01), Frohman-Bentchkowsky et al.
patent: 4266283 (1981-05-01), Perlegos et al.
patent: 4279024 (1981-07-01), Schrenk
patent: 4291388 (1981-09-01), Ecker
patent: 4376947 (1983-03-01), Chin et al.
patent: 4405868 (1983-09-01), Lockwood
patent: 4412309 (1983-10-01), Kuo
patent: 4437174 (1984-03-01), Masuoka
patent: 4460982 (1984-07-01), Gee et al.
patent: 4661833 (1987-04-01), Mizutani
patent: 4698750 (1987-10-01), Wilkie et al.
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4706215 (1987-11-01), Kirschner et al.
patent: 4742492 (1988-05-01), Smayling et al.
patent: 4755970 (1988-07-01), Schrenk
patent: 4758986 (1988-07-01), Kuo
patent: 4763305 (1988-08-01), Kuo
patent: 4775958 (1988-10-01), Hashimoto
patent: 4797856 (1989-01-01), Lee et al.
patent: 4805151 (1989-02-01), Terada et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4878203 (1989-10-01), Arakawa
patent: 4888734 (1989-12-01), Lee et al.
patent: 4924437 (1990-05-01), Paterson et al.
patent: 4939690 (1990-07-01), Momodomi et al.
patent: 4949309 (1990-08-01), Rao
patent: 4958317 (1990-09-01), Terada et al.
patent: 4958321 (1990-09-01), Chang
patent: 4998220 (1991-03-01), Eitan et al.
patent: 5032881 (1991-07-01), Sardo et al.
patent: 5034922 (1991-07-01), Burgess
patent: 5043940 (1991-08-01), Harari
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5155701 (1992-10-01), Komori et al.
patent: 5175840 (1992-12-01), Sawase et al.
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5355464 (1994-10-01), Fandrich et al.
patent: 5434819 (1995-07-01), Matsuo et al.
patent: 5530938 (1996-06-01), Akasaka et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 2028615 (1980-03-01), None
patent: 2029145 (1980-03-01), None
patent: 2081458 (1982-02-01), None
patent: 55008696 (1980-01-01), None
patent: 55008697 (1980-01-01), None
patent: 57120297 (1982-07-01), None
patent: 61123096 (1986-06-01), None
patent: 62045182 (1987-02-01), None
patent: 62052798 (1987-03-01), None
patent: 62078643 (1987-04-01), None
patent: 62119796 (1987-06-01), None
patent: 62266798 (1987-11-01), None
patent: 62276878 (1987-12-01), None
patent: 64017299 (1989-01-01), None
patent: 2010596 (1990-01-01), None
patent: 3102879 (1991-04-01), None
patent: 63291297 (1998-11-01), None
V. Kynett et al., “An In-System Reprogrammable 32K× 8 CMOS Flash Memory”, IEEE Journal of Solid State Circuits, vol. 23, No. 5, pp. 1157-1163, Oct. 1988.
S. Haddad et al., “Degradations Due to Hole Trapping in Flash Memory Cells”, IEEE Electron Device Letters, vol. 10, No. 3, pp. 117-119, Mar. 1989.
S. Haddad et al., “An Investigation of Erase-Mode Dependent Hole Trapping in Flash EEPROM Memory Cell”, IEEE Electron Device Letters, vol. 11, No. 11, pp. 514-516, Nov. 1990.
ElectronicsMagazine, Nov. 1990, pp. 44-53, “look Out EPROMs, Here Comes Flash”, by Samuel Weber.
Gill et al., “A Novel Sublithographic Tunnel Diode Based 5V-Only Flash Memory”, IEEE-IEDM, Dec. 1990, pp. 119-122.
Gill et al., “Process Technology for 5-volt Only 4 MB Flash EEPROM with 8.6 UM2 Cell”, IEEE Symposium on VLSI Technology, Jun. 1990, pp. 125-126.
Gill et al., “A Five-Volt Contactless Array 256K Bit Flash EEPROM Technology,” IEEE Intl. Electron Devices Meeting, Dec. 1988, pp. 428-431.
Chang et al., “Corner-Field Induced Drain Leakage in Thin Oxide MOSFETs”, IEEE Intl. Electron Devices Meeting, Dec. 1987, pp. 714-717.
Chang et al., Drain-Avalanche and Whole-Trapping Induced Gate Leakage in Thin-Oxide MOS Devices, IEEE Electron Devices Letters, vol. 9, No. 11, Nov. 1988, pp. 588-590.
S. Mukherjee et al., “A Single Transistor EEPROM Cell and its Implementation in a 512K CMOS EEPROM”, IEEE Intl. Electron Devices Meeting, 1985, pp. 616-619.
G. Samachisa et al., “A 128K Flash EEPROM Using Double-Polysilicon Technology”, IEEE Journal of Solid State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 676-683.
S. Tam et al., “A High Density CMOS 1-T Electrically Erasable Non-Volatile (Flash) Memory Technology”, IEEE Electron Devices Society, 1988 Symposium of VLSI Technology Digest of Technical Papers, May 1988, pp. 31-32.
S. D'Arrigo et al., “A 5V-Only 256K Bit CMOS Flash EEPROM”, IEEE Solid State Circuits Conference, Feb. 1989, pp. 132-133, 313.
V. Kynett et al., “A 90ns 100K Erase/Program Cycle Megabit Flash Memory”, 1989 IEEE Intl. Solid State Circuits Conference, Feb. 1989, pp. 140-141, 317.
K. Komori et al., “A High Performance Memory Cell Technology For Mega Bit EPROMs”, pp. 627-630, IEEE-IEDM 1985.
K. Seki et al., “An 80-ns 1-Mb Flash Memory Unit With On-Chip Erase/Erase-Verify Controller”, IEEE Journal SSC, vol. 25, No. 5, Oct. 1990, pp. 1147-1152.
Johnson et al., “A 16Kb Electrically Erasable Non-Volatile Memory”, IEEE Intl. Solid-State Circuits Conf., pp. 152-153, 271, Feb. 1980.
Samachisa et al., “A 128K Flash EEPROM Using Double Polysilicon Technology”, IEEE Intl. Solid-State Circuits Conf., pp. 76-77, 345, Feb. 1987.
Electronic Technology, pp. 122-127, and English translation, Jun. 1988.
Kume et al., “A Flash Erase EEPROM Cell With An Asymmetric Source and Drain Structure”, pp. 560-563, IEEE-IEDM 1987.
Cernea et al., “A 1Mb Flash EEPROM”, IEEE Intl. Solid State Circuits Conference, Feb. 1989, pp. 138-139, 316.
Kubota Yasurou
Kume Hitoshi
Muto Tadashi
Seki Koichi
Shoji Kazuyoshi
Antonelli, Terry Stout & Kraus, LLP.
Hitachi ULSI Systems Co. Ltd.
Nguyen Van-Thu
Renesas Technology Corp.
LandOfFree
Nonvolatile memory apparatus having a processor and plural... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory apparatus having a processor and plural..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory apparatus having a processor and plural... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3945514