Nonvolatile memory apparatus

Details Nonvolatile memory apparatus Nonvolatile memory apparatus

2007-01-30

2007-01-30

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S189110, C365S227000, C365S229000

Reexamination Certificate

active

11150144

ABSTRACT:
Current consumption in a nonvolatile memory apparatus operable on two or more different power voltages is to be substantially reduced in its standby mode. A stepped-down power supply unit provided in a flash memory to generate an internal power voltage, when supplied from outside with about 3.3 V as a power voltage, causes a first stepped-down power supply circuit to output the internal power voltage to control circuits when in normal operation. In a low power consumption mode, a second stepped-down power supply circuit outputs the internal power voltage to the control circuits, and in a standby mode a third stepped-down power supply circuit outputs to the control circuits an internal power voltage stepped down by an N-channel MOS transistor.

REFERENCES:
patent: 5804893 (1998-09-01), Fujioka
patent: 5811861 (1998-09-01), Nunokawa
patent: 5994950 (1999-11-01), Ochi
patent: 6385119 (2002-05-01), Kobayashi et al.
patent: 7023758 (2006-04-01), Hanson et al.
patent: 9-198151 (1997-07-01), None
patent: 10-74394 (1998-03-01), None
patent: 10-150152 (1998-06-01), None

Affiliated with

Also associated with

Rating

Nonvolatile memory apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3781545