Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2006-07-04
2006-07-04
Tran, Michael (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185290
Reexamination Certificate
active
07072224
ABSTRACT:
The number of rewrites for memory cells is to be increased, and the reliability of data reading to be substantially improved. Where data in memory cells are to be erased, the switching of an erase voltage to be applied to the control gate of each memory cell, while switching from one to another of voltages of any different levels, as the control gate voltage (=soft erase voltage) is accomplished according to the quantity of electric charges accumulated at the floating gate of each memory cell so as to keep substantially constant the voltage applied to the tunnel film of the memory cell. Upon acceptance of an erase command, a CPU supplies a control signal to a decoder, and on the basis of the resultant decode signal an erase voltage switching circuit generates a soft erase voltage of a certain level. After that, while switching from one to another of soft erase voltages differing in level, data in the memory cell are erased. Upon completion of erasing data in the memory cell, erase verification is carried out.
REFERENCES:
patent: 4673829 (1987-06-01), Gupta
patent: 4775958 (1988-10-01), Hashimoto
patent: 4794564 (1988-12-01), Watanabe
patent: 5077691 (1991-12-01), Haddad et al.
patent: 5218569 (1993-06-01), Banks
patent: 5297095 (1994-03-01), Sato et al.
patent: 5959882 (1999-09-01), Yoshida et al.
patent: 6442075 (2002-08-01), Hirano
patent: 6490201 (2002-12-01), Sakamoto
patent: 2004/0213049 (2004-10-01), Guterman et al.
patent: 10-027486 (1998-01-01), None
patent: 2002-109891 (2002-04-01), None
Bando Tatsuya
Sakamoto Yoshinori
Miles & Stockbridge P.C.
Renesas Technology Corp.
Tran Michael
LandOfFree
Nonvolatile memory and method of erasing for nonvolatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory and method of erasing for nonvolatile memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory and method of erasing for nonvolatile memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3613859