Nonvolatile memories with asymmetric transistors,...

Details Nonvolatile memories with asymmetric transistors,... Nonvolatile memories with asymmetric transistors,...

2006-05-16

2006-05-16

Phan, Trong (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185180, C365S185230

Reexamination Certificate

active

07046551

ABSTRACT:
Nonvolatile memory cells (110) are connected to a bitline (BL170). The bitline is also connected to a source/drain region (620) of a transistor (610), a Y multiplexer transistor for example. This source/drain region is exposed to a higher voltage, and hence is made to have a higher junction breakdown voltage, than the other source/drain region (630) of the same transistor. A nonvolatile memory has a plurality of memory arrays (106), a global decoder (438) and secondary decoders (440). The selection signals provided by the global decoder to the secondary decoders for selecting the control gate lines (140) and the source lines (152) are carried by lines (450) running in the row direction. These signals are low voltage signals (between 0V and Vcc). The super high voltages are carried by lines (460) extending in the column direction to reduce noise injection into the control gate lines, source lines, and wordlines (150), and to reduce the parasitic capacitance associated with the super high voltage lines. An integrated circuit has at least two memory arrays (106) with control gate lines (140), source lines (152), and wordlines (150). A global decoder (438) and secondary decoders (440) select the control gate lines and the source lines. Each secondary decoder is located in an area spaced from the arrays. The control gate line and source line decoding circuits in each secondary decoder share a common area to reduce the memory size. Other features are also provided.

REFERENCES:
patent: 5513146 (1996-04-01), Atsumi et al.
patent: 5526318 (1996-06-01), Slemmer et al.
patent: 5590077 (1996-12-01), Lee
patent: 5644531 (1997-07-01), Kuo et al.
patent: 5663903 (1997-09-01), Guo
patent: 5673224 (1997-09-01), Chevallier et al.
patent: 5717636 (1998-02-01), Dallabora et al.
patent: 5748528 (1998-05-01), Campardo et al.
patent: RE35838 (1998-07-01), Momodomi et al.
patent: 5841696 (1998-11-01), Chen et al.
patent: 5854770 (1998-12-01), Pascucci
patent: 5896340 (1999-04-01), Wong et al.
patent: 5898606 (1999-04-01), Kobayashi et al.
patent: 5910916 (1999-06-01), Akaogi et al.
patent: 5932908 (1999-08-01), Noble
patent: 6064623 (2000-05-01), Ha
patent: 6134141 (2000-10-01), Wong
patent: 6233198 (2001-05-01), Choi
patent: 6243313 (2001-06-01), Sakamoto et al.
patent: 6262926 (2001-07-01), Nakai
patent: 6351413 (2002-02-01), Micheloni et al.
patent: 6421272 (2002-07-01), Noguchi
patent: 6424569 (2002-07-01), Parker et al.
patent: 6434055 (2002-08-01), Tanaka et al.
patent: 6438033 (2002-08-01), Roohparvar
patent: 6442074 (2002-08-01), Hamilton et al.
patent: 6459618 (2002-10-01), Wang
patent: 2001/0053092 (2001-12-01), Kosaka et al.
patent: 2002/0000373 (2002-01-01), Tanzawa et al.
patent: 2002/0036923 (2002-03-01), Chung et al.
Mai, Kenneth W. et al. “Low-Power SRAM Design Using Half-Swing Pulse-Mode Techniques,” IEEE Journal of Solid-State Circuits, vol. 33, No. 11, Nov. 1998, pp. 1659-1671.
Atsumi, Shigeru et al. “A 3.3V-only 16Mb Flash Memory with Row-Decoding Scheme,” 1996 IEEE International Solid-State Circuits Conference, pp. 42-43, 415.

Affiliated with

Also associated with

Rating

Nonvolatile memories with asymmetric transistors,... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memories with asymmetric transistors,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memories with asymmetric transistors,... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3604583