Nonlinearity robust successive requantizer

Coded data generation or conversion – Digital code to digital code converters

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C341S051000, C341S143000, C341S200000

Reexamination Certificate

active

07986250

ABSTRACT:
A successive requantizer, which serves as a replacement for a ΔΣ modulator in a fractional-N PLL or a DAC, and avoids spurious tone problems, thereby circumventing the tradeoffs that result from reliance on the common approach of making highly linear analog circuitry to avoid spurious tones. A successive requantizer fractional-N PLL of the invention has the potential to reduce power consumption and the cost of commercial communication devices. The successive requantizer performs digital quantization one bit at a time in such a way that the quantization noise can he engineered to have desirable properties such as non-linearity robustness. The successive requantizer is applicable to most high-performance digital communication systems, such as cellular telephone handsets and wireless local and metropolitan area network transceivers.

REFERENCES:
patent: 6894632 (2005-05-01), Robinson
patent: 7602323 (2009-10-01), Galton et al.
patent: 2005/0162295 (2005-07-01), Dias et al.
patent: 2005/0206543 (2005-09-01), Draxelmayr
patent: 2007/0194855 (2007-08-01), Mitteregger
Aach et al., “Bayesian algorithms for adaptive change detection in image sequences using Markov random fields”, Signal Image Communication, pp. 147-160, (1995).[.
Chou, et. al., “Dithering and Its Effects on Sigma-Delta and Multistage Sigma-Delta Modulation”,IEEE Transactions on Information Theory, vol. 37, No. 3, p. 500-513, May 1991.
Daubechies et. al., “Approximating a Bandlimited Function Using Very Coarsely Quantized Data: A Family of Stable Sigma-Delta Modulators of Arbitrary Order”,The Annals of Mathematics, Second Series, vol. 158, No. 2, 679-710, Sep. 2003.
De Muer, Brian et. al., “A CMOS Monolithic ΔΣ-Controlled Fractional Frequency Synthesizer for DCS-1800”,IEEE Journal of Solid-State Circuits, vol. 37, No. 7, Jul. 2002.
Fogleman, Eric et. al., “A Digital Common-Mode Rejection Technique Differential Analog-to-Digital Conversion”,IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 48, No. 3, Mar. 2001.
Galton, Ian, “Spectral Shaping of Circuit Errors in Digital-to-Analog Convertors”,IEEE Transactions of Circuits and Systems-II: Analog and Digital Signal Processing, vol. 44, No. 10, Oct. 1997.
Galton, Ian, “Delta-Sigma Data Conversion in Wireless Transceivers”,IEEE Transactions on Microwave Theory and Techniques, vol. 50, No. 1, Jan. 2002.
Gray, Robert M. et. al., “Dithered Quantizers”,IEEE Transactions on Information Theory, vol. 39, No. 3, May 1993.
Gupta, Manoj et. al., “A 1.8-GHz Spur-Cancelled Fractional-NFrequency Synthesizer With LMS-Based DAC Gain Calibration”,IEEE Journal of Solid-State Circuits, vol. 41, No. 12, Dec. 2006.
Magrath, A.J. et. al., “Efficient dithering of sigma-delta modulators with adoptive bit flipping”,Electronic Letters, vol. 31, No. 11, May 25, 1995.
Marcus, Brian et. al., “On Codes with Spectral Nulls at Rational Submultiples of the Symbol Frequency”,IEEE Transactions on Information Theory, vol. IT-33, No. 4, Jul. 1957.
Meninger, Scott E. et. al., “A 1-MHZ Bandwidth 3.6-GHz 0.18-μm CMOS Fractional-N Synthesizer Utilizing a Hybrid PFD/DAC Structure for Reduced Broadband Phase Noise”,IEEE Journal of Solid-State Circuits, vol. 41, No. 4, Apr. 2006.
Miller, Brian et. al. “A Multiple Modulator Fractional Divider”,Forty-Fourth Annual Symposium on Frequency Control, May 23-25, 1990, Baltimore, MD.
Miller, Brian et. al, “A Multiple Modulator Fractional Divider”,IEEE Transactions on Instrumentation and Measurement, vol. 40, No. 3, Jun. 1991.
Pamarti, Sudhakar, et. al., “A Wideband 2.4-GHz Delta-Sigma Fractional-NPLL With 1-Mb/s In-Loop Modulation”,IEEE Journal of Solid-State Circuits, vol. 39, No. 1, Jan. 2004.
Pamarti, Sudhakar, et. al., “Statistics of the Quantization Noise in 1-Bit Dithered Single-Quantizer Digital Delta-Sigma Modulators”,IEEE Transaction on Circuits and Systems-I: Regular Ppaers, vol. 54, No. 3, Mar. 2007.
Pierobon, Gianfranco, L., “Codes for Zero Spectral Density at Zero Frequency”,IEEE Transactions on Information Theory, vol. IT-30, No. 2, Mar. 1984.
Quevedo, Daniel E. et. al., “Multistep Optimal Analog-to-Digital Conversion”,IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 52, No. 3, Mar. 2005.
Riley, Tom A. et. al., “Delta-Sigma Modulation in Fractional-NFrequency Synthesis”,IEEE Journal of Solid-State Circuits, vol. 28, No. 5, May 1993.
Swaminathan, Ashok et. al., “A Wide-Bandwidth 2.4GHz ISM-Band Fractional-N PLL with Adaptive Phase-Noise Cancellation”,IEEE International Solid-State Circuits Conference, Feb. 13, 2007.
Temporiti, Enrico et. al., “A 700-kHz Bandwidth ΣΔ Fractional Synthesizer With Spurs Compensation and Linearization Techniques for WCDMA Applications”,IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004.
Wang, Kevin J. et. al., “Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-NPLL”.IEEE International Solid-State Circuits Conference, Feb. 5, 2008.
Welz, Jared et. al., “Simplified Logic for First-Order and Second-Order Mismatch-Shaping Digital-to-Analog Convertor”,IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 48, No. 11, Nov. 2001.
Welz, Jared et. al., “A Tight Signal-Band Power Bound on Mismatch Noise in a Mismatch-Shaping Digital-to-Analog Convertor”,IEEE Transactions on Information Theory, vol. 50, No. 4, Apr. 2004.
Yu, Shiang-Hwua, “Noise-Shaping Coding Through Bounding the Frequency-Weighted Reconstruction Error”,IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 53, No. 1, Jan. 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Nonlinearity robust successive requantizer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonlinearity robust successive requantizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonlinearity robust successive requantizer will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2721640

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.