Noncacheable address random access memory

Details Noncacheable address random access memory Noncacheable address random access memory

1989-05-19

1993-05-11

Bowler, Alyssa H.

Boots, shoes, and leggings

364DIG1, 36424341, 36424343, G06F 1206, G06F 1300

Patent

active

052108473

ABSTRACT:
A computer system uses a random access memory to store memory characteristic information, such as noncacheable status. The memory is coupled to the processor address lines to produce an output representative of the memory address block, the output used as appropriate, for example by the noncacheable address input of a cache controller. Latches are used to store programming mode, write or read operation and data values. The reading and writing of the random access memory is performed without disturbing the main memory.

REFERENCES:
patent: 4622631 (1986-11-01), Frank et al.
patent: 4665506 (1987-05-01), Cline et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4831581 (1989-05-01), Rubinfeld
patent: 4899275 (1990-02-01), Sachs et al.
patent: 4992930 (1991-02-01), Gilfeather et al.
patent: 5045998 (1991-09-01), Begun et al.
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 5091850 (1992-02-01), Culley
Intel Advance Information, Oct. 1987, 82385 High Performance 32 Bit Cache Controller.
Compaq Computer Corp., 1 Compaq Deskpro 386/20 Personal Computer Technical Reference Guide, pp. 2-108 to 2-122 (1987).
Intel Corp., 1 Microprocessor and Peripheral Handbook, Microprocessor, pp. 4-287 to 4-332 (1988).

Affiliated with

Also associated with

Rating

Noncacheable address random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Noncacheable address random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noncacheable address random access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1357542