Non-volatile semiconductor memory with NAND cell structure and s

Details Non-volatile semiconductor memory with NAND cell structure and s Non-volatile semiconductor memory with NAND cell structure and s

1994-09-26

1996-04-16

Gossage, Glenn

Static information storage and retrieval

Floating gate

Particular connection

257315, 36518528, G11C 1604, G11C 1606, H01L 29788

Patent

active

055089577

ABSTRACT:
An erasable programmable read-only memory with NAND cell structure includes NAND cell blocks, each of which has a selection transistor connected to the corresponding bit line and a series array of memory cell transistors, and a switching transistor connected between the series array of memory cell transistors and ground. Each cell transistor has a floating gate and a control gate. Word lines are connected to the control gates of the cell transistors. In a data writing mode, a selection transistor of a certain cell block containing a selected cell is rendered conductive, so that this cell block is connected to the corresponding bit line. Under such a condition, a decoder circuit stores a desired data (a logic "one" e.g.) in the selected cell, by applying an "H" level voltage to the bit line, applying an "L" level voltage to a word line connected to the selected cell, applying the "H" level voltage to a memory cell or cells positioned between the selected cell and the bit line, and applying the "L" level voltage to a memory cell or cells positioned between the selected cell and the ground. The selection transistor and switching transistor for a corresponding series array of memory cell transistors have different channel lengths to reduce punch through.

REFERENCES:
patent: 4142176 (1979-02-01), Dozier
patent: 4233526 (1980-11-01), Kurogi et al.
patent: 4694314 (1987-09-01), Teruda et al.
patent: 5008856 (1991-04-01), Iwahashi
patent: 5148394 (1992-09-01), Iwahashi
Adler, "Densely Arrayed EEPROM Having Low Voltage Tunnel Write", IBM Tech. Disc. Bull., vol. 27, No. 6, Nov. 1984, pp. 3302-3307.
Shirota et al, "A New NAND Cell For Ultra High Density 5v Only EEPROMs", 1988 Symposium on VLSI Tech., Dig. of Tech Papers., May 10-13, 1988, pp. 33-34.
Masuoka et al, "New Ultra High Density EPROM And Flash EPROM With NAND Structure Cell", Inter. Electron Devices Meeting (IEDM) Dig. of Tech. Papers, Dec. 6-9, 1987, pp. 552-555.
Shelton, "Low Power EEPROM Can Be Reprogrammed Fast", Electronics, Jul. 31, 1980, pp. 89-92.
"A High density EPROM cell and array", Symposium on VLSI technology digest of technical papers; pp. 89-90; May 1986; R. Stewart et al.

Affiliated with

Also associated with

Rating

Non-volatile semiconductor memory with NAND cell structure and s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile semiconductor memory with NAND cell structure and s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory with NAND cell structure and s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-330703