Non-volatile semiconductor memory having an array of non-volatil

Details Non-volatile semiconductor memory having an array of non-volatil Non-volatile semiconductor memory having an array of non-volatil

1995-07-21

1997-05-06

Nelms, David C.

Static information storage and retrieval

Floating gate

36518502, 36518512, 257316, 257322, G11C 1602, H01L 29788

Patent

active

056277792

ABSTRACT:
An array of non-volatile memory cells arranged in rows and columns is provided. Each memory cell is composed of a transistor made up of a gate, a source, and drain and a capacitance section. Each memory cell is connected to a row decoder through a wordline, to a column decoder through a bitline, and to a source decoder through a sourceline. Arranged in a path extending from a bitline to a sourceline through a transistor is an anisotropic resistance section, e.g., a diode, exhibiting different voltage-current characteristics for different levels of voltages applied thereacross. Because of such arrangement, leakage current occurring to a deselected memory cell in a reading operation can be reduced or can be eliminated. Read errors due to leakage current can be avoided and the power consumption can be reduced.

REFERENCES:
patent: 3744036 (1973-07-01), Frohman-Bentchkowsky
patent: 5251171 (1993-10-01), Yamauchi

Affiliated with

Also associated with

Rating

Non-volatile semiconductor memory having an array of non-volatil does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile semiconductor memory having an array of non-volatil, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory having an array of non-volatil will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2137794