Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-02-22
1997-02-25
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518909, 365233, 365203, G11C 1134
Patent
active
056065248
ABSTRACT:
A non-volatile semiconductor memory device raises the word line voltage by use of the edge of a clock to read out memory cell data. A plurality of voltage raising circuits are connected in parallel and each of the voltage raising circuits raises a power supply voltage. A level shifter is connected to the outputs of the plurality of voltage raising circuits to drive the word line. Driving means drives each of the plurality of voltage raising circuits by use of clocks each having only one edge in a period from the address changing time to the memory cell data readout starting time at which the precharging operation is terminated. The clocks for driving the voltage raising circuits have a phase difference with respect to one another for the respective voltage raising circuits.
REFERENCES:
patent: 5335205 (1994-08-01), Ogihara
patent: 5521817 (1996-05-01), Choi
Miki Kazuhiko
Ozaki Kouji
Kabushiki Kaisha Toshiba
Le Vu A.
Nelms David C.
LandOfFree
Non-volatile semiconductor memory device capable of effecting hi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device capable of effecting hi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device capable of effecting hi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1978993