Static information storage and retrieval – Floating gate – Particular biasing
Patent
1993-03-29
1995-06-27
Popek, Joseph A.
Static information storage and retrieval
Floating gate
Particular biasing
36518901, 365200, 365218, G11C 700
Patent
active
054285690
ABSTRACT:
A non-volatile semiconductor memory device comprises: a plurality of memory cells for electrically rewriting data; a programming and erasing section for executing data writing programs and data erasing operation for the memory cells; a verifying section for discriminating whether a data is written in or erased from one of the memory cells properly whenever data are written to or erased from the memory cells; and an automatic control section for enabling the programming and erasing section to execute the data writing program and erasing operation again whenever the verifying section discriminates that data is not properly written to or erased from one of the memory cells, the data writing program or erasing operation being executed repeatedly by the number of times less than a user-defined maximum program execution or erasing operation number applied externally from the outside of the memory device. Further, the number of data writing and erasing operations can be outputted to the outside of the chip. Therefore, it is possible to optimize the limit of the data writing operation according to the chip samples and to detect the deterioration status of he chip externally from the chip. The reliability of a system using the memory devices can be improved, and further the chip exchange timing can be indicated to the user.
REFERENCES:
patent: 4460982 (1984-07-01), Gee et al.
patent: 4912677 (1990-03-01), Itano et al.
patent: 4937787 (1990-06-01), Kobatake
patent: 4942576 (1990-07-01), Busack
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5132937 (1992-07-01), Tudd et al.
patent: 5134583 (1992-07-01), Matsuo et al.
patent: 5138580 (1992-08-01), Farrugia et al.
patent: 5151881 (1992-09-01), Vajigaya et al.
patent: 5163021 (1992-06-01), Mehrotra et al.
patent: 5164918 (1992-11-01), Ogino et al.
"Dichte Flash-EEPROMs Konkurrieren um den UV-EPROM-Sockel", Design & Elektronik, vol. 10, Ausgabe 21, Oct. 1988, pp. 97-100.
Asano Masamichi
Kato Hideo
Nakai Hiroto
Tokushige Kaoru
Kabushiki Kaisha Toshiba
Nguyen Tan
Popek Joseph A.
LandOfFree
Non-volatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-292205