Static information storage and retrieval – Floating gate – Particular biasing
Patent
1999-09-10
2000-10-03
Tran, Andrew Q.
Static information storage and retrieval
Floating gate
Particular biasing
36518503, 36518517, 36518525, G11C 1634
Patent
active
061282294
ABSTRACT:
In a non-volatile semiconductor memory device of a flash type for recording multivalue data into memory cells, a control is made such that a word line voltage is set in accordance with a distribution state of a threshold voltage at the time of verification of data after the writing, a precharge of a bit line is controlled in accordance with data latched in a latch circuit, whether a threshold value of the memory cell exceeds a voltage applied to word line or not is detected depending on whether a current sufficiently flows in the memory cell or not, a state of the latch circuit is specified by a detection output, and when data is sufficiently written, predetermined data is set into the latch circuit. At the time of reading, a control is made so that a word line voltage is set in accordance with the distribution state of the threshold voltage, the state of the latch circuit is specified depending on whether a current sufficiently flows in the memory cell or not, and the read data is set into the latch circuit. Thus, the number of elements constructing the latch circuit is reduced.
REFERENCES:
patent: 4677590 (1987-06-01), Arakawa
patent: 4980861 (1990-12-01), Herdt et al.
Kananen Ronald P.
Sony Corporation
Tran Andrew Q.
LandOfFree
Non-volatile semiconductor memory and method of verifying after does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory and method of verifying after , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory and method of verifying after will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-201902