Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2009-11-18
2010-12-28
Nguyen, VanThu (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185030, C365S185250, C365S185330, C365S204000
Reexamination Certificate
active
07859907
ABSTRACT:
A non-volatile semiconductor device has a memory cell array having electrically erasable programmable non-volatile memory cells, reprogramming and retrieval circuits that temporarily store data to be programmed in the memory cell array and sense data retrieved from the memory cell array. Each reprogramming and retrieval circuit has first and second latches that are selectively connected to the memory cell array and transfer data. A controller controls the reprogramming and retrieval circuits on a data-reprogramming operation to and a data-retrieval operation from the memory cell array. Each reprogramming and retrieval circuit has a multilevel logical operation mode and a caching operation mode. In the multilevel logical operation mode, re-programming and retrieval of upper and lower bits of two-bit four-level data is performed using the first and the second latches to store the two-bit four-level data in one of the memory cells in a predetermined threshold level range. In the caching operation mode, data transfer between one of the memory cells selected in accordance with a first address and the first latch is performed while data transfer is performed between the second latch and input/output terminals in accordance with a second address with respect to one-bit two-level data to be stored in one of the memory cells.
REFERENCES:
patent: 4547685 (1985-10-01), Wong
patent: 5163021 (1992-11-01), Mehrotra
patent: 5229965 (1993-07-01), Inoue
patent: 5521869 (1996-05-01), Ishimura et al.
patent: 5602789 (1997-02-01), Endoh
patent: 5701268 (1997-12-01), Lee et al.
patent: 5724300 (1998-03-01), Tanaka et al.
patent: 5748536 (1998-05-01), Kwon et al.
patent: 5751634 (1998-05-01), Itoh
patent: 5815436 (1998-09-01), Tanaka et al.
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5966326 (1999-10-01), Park et al.
patent: 5986929 (1999-11-01), Sugiura et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6064611 (2000-05-01), Tanaka et al.
patent: 6259635 (2001-07-01), Khouri et al.
patent: 6545909 (2003-04-01), Tanaka et al.
patent: 57-152586 (1982-09-01), None
patent: 57-191890 (1982-11-01), None
patent: 10-011982 (1998-01-01), None
patent: 10-092186 (1998-04-01), None
patent: 95/34074 (1995-12-01), None
Takeuchi et al., “Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories,” IEEE J. Solid-State Circuits, Vo. 33, No. 8, Aug. 1998, pp. 1228-1238.
EP Search Report dtd Oct. 4, 2004, EP App 02023090.0.
Hosono Koji
Imamiya Kenichi
Nakamura Hiroshi
Takeuchi Ken
Banner & Witcoff , Ltd.
Kabushiki Kaisha Toshiba
Nguyen Van-Thu
LandOfFree
Non-volatile semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4202071