Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-09-12
1997-02-04
Fears, Terrell W.
Static information storage and retrieval
Floating gate
Particular biasing
365218, G11C 1300
Patent
active
056005954
ABSTRACT:
A non-volatile semiconductor memory with an electrically erasable and programmable read only memory showing a high speed batch erasure operation is provided wherein applications of erasure pulse signals onto the memory cells are continued until the number of times of the erasure pulse signal applications made corresponds to a predetermined number already set before commencement of the erasure pulse signal applications, the predetermined number being set to correspond to an estimated number of times of the erasure pulse signal applications necessary for completing the batch erasure operation for subsequently repeating a set of an additional erasure pulse signal application onto the memory cells and a verifying process for verifying erasure states of all the memory cells until there is verified the fact that all the memory cells have been in erasure states.
REFERENCES:
patent: 5341339 (1994-08-01), Wells
patent: 5369615 (1994-11-01), Harari et al.
patent: 5410511 (1995-04-01), Michiyama
Fears Terrell W.
NEC Corporation
LandOfFree
Non-volatile semiconductor device with an electrically erasable does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile semiconductor device with an electrically erasable , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile semiconductor device with an electrically erasable will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-685912