Non-volatile programmable CMOS logic cell and method of operatin

Details Non-volatile programmable CMOS logic cell and method of operatin Non-volatile programmable CMOS logic cell and method of operatin

1997-06-23

1998-12-08

Mai, Son

Static information storage and retrieval

Floating gate

Particular connection

36518505, G11C 1604

Patent

active

058479937

ABSTRACT:
A programmable logic cell which includes a first transistor having a first conductivity type, and a second transistor having a second conductivity type, opposite the first conductivity type. The first transistor is coupled in series between a first voltage supply terminal and an output terminal, while the second transistor is coupled in series between a second voltage supply terminal and the output terminal. The first and second transistors share a common floating gate and a common control gate, which extends over the common floating gate. The floating gate has substantially the same layout as the control gate. When the floating gate is programmed to store charge of a first polarity, the programmable logic cell enters a non-volatile first state and provides an output signal having a first logic state. When the floating gate is programmed to store charge of a second polarity, the programmable logic cell enters a non-volatile second state and provides an output signal having a second logic state. When the floating gate is programmed to store a neutral charge, the programmable logic cell enters a third state in which the programmable logic cell provides an output signal representative of a predetermined logic function in response to one or more input signals. This logic function can be, for example, an inverter function, a logical NAND function, or a logical NOR function. The output terminal of the programmable logic cell can be coupled to a pass transistor of a programmable interconnect structure or to a configurable logic block of a field programmable gate array.

REFERENCES:
patent: 4829203 (1989-05-01), Ashmore
patent: 5005155 (1991-04-01), Radjy
patent: 5016217 (1991-05-01), Brahmbhatt
patent: 5272368 (1993-12-01), Turner et al.
patent: 5357466 (1994-10-01), Hong
patent: 5515320 (1996-05-01), Miwa
patent: 5521858 (1996-05-01), Shibata
patent: 5581501 (1996-12-01), Sansbury et al.
patent: 5633518 (1997-05-01), Broze

Affiliated with

Also associated with

Rating

Non-volatile programmable CMOS logic cell and method of operatin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile programmable CMOS logic cell and method of operatin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile programmable CMOS logic cell and method of operatin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-185129