Non-volatile memory with high reliability

Details Non-volatile memory with high reliability Non-volatile memory with high reliability

2008-04-21

2010-11-09

Le, Vu A (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185050

Reexamination Certificate

active

07830714

ABSTRACT:
A non-volatile memory (NVM) system includes a set of NVM cells, each including: a NVM transistor; an access transistor coupling the NVM transistor to a corresponding bit line; and a source select transistor coupling the NVM transistor to a common source. The NVM cells are written by a two-phase operation that includes an erase phase and a program phase. A common set of bit line voltages are applied to the bit lines during both the erase and programming phases. The access transistors are turned on and the source select transistors are turned off during the erase and programming phases. A first control voltage is applied to the control gates of the NVM transistors during the erase phase, and a second control voltage is applied to the control gates of the NVM transistors during the program phase. Under these conditions, the average required number of Fowler-Nordheim tunneling operations is reduced.

REFERENCES:
patent: 6160739 (2000-12-01), Wong
patent: 6232634 (2001-05-01), Wu et al.
patent: 6400604 (2002-06-01), Noda
patent: 6862223 (2005-03-01), Lee et al.
patent: 7411826 (2008-08-01), Ichige et al.
patent: 2006/0138245 (2006-06-01), Lee

Affiliated with

Also associated with

Rating

Non-volatile memory with high reliability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory with high reliability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory with high reliability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4251699