Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2000-07-19
2002-08-27
Tran, M. (Department: 2818)
Static information storage and retrieval
Floating gate
Particular connection
C365S230030
Reexamination Certificate
active
06442068
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of semiconductor memories, and, more particularly to non-volatile memories the content of which is electrically alterable (programmable or programmable and erasable), such as EPROMs, EEPROMs and Flash EEPROMs.
BACKGROUND OF INVENTION
A normal read operation (hereinafter, standard read) in a memory provides for supplying to the memory an address which identifies a corresponding location of the memory. After a specific time interval has elapsed, termed access time, the data stored in the location is available at the output of the memory.
Memories are known in which, besides the standard read operation, it is possible to carry out a page mode read operation which based upon only the less significant bits of the address being supplied at the input of the memory vary to obtain valid data at the output of the memory in a shorter time than the standard access time. Other known memories, however, in addition to the possibility of carrying out a standard read, have the possibility of carrying out a so-called burst mode read. By supplying to the memory an external clock signal and an address corresponding to an initial memory location, the memory internally increments the address automatically and delivers at the output new data corresponding to the successive memory addresses at each cycle of the clock signal. This read mode makes it possible to reduce significantly the access time in all those cases where, instead of accessing locations distributed randomly in the memory space, it is necessary to access a certain number of contiguous locations.
Also known are electrically programmable and erasable non-volatile memories organized in sectors, or portions of memory which can be erased and programmed independently of one another. Memories of this type may in addition have a functional capability termed temporary suspension of erasure (“erase suspend”) or of programming (“program suspend”), which makes it possible to suspend temporarily the operation of erasure or programming of a sector to carry out a standard read access to one of the other memory sectors. Since the read is however a standard type read, the possibilities of a reduction in the access time offered by the two read modes described previously are not utilized. Rapid access to the memory with a burst read or page read mode is only permitted on completion of the programming or erasure.
SUMMARY OF THE INVENTION
In view of the state of the art described, it is an object of the present invention to provide a memory having the functional capability of burst mode read and/or page mode read also while the erasure or programming of a sector is taking place.
According to the present invention, this object is achieved by provision of an electrically alterable semiconductor memory comprising a plurality of memory sectors, each having a content being individually electrically alterable; and a control circuit for controlling operation of electrical alteration of the content of the memory sectors, for permitting selective execution of an operation of electrical alteration of the content of one of the memory sectors with a possibility of suspending execution to permit read access to at least one other of the memory sectors, and for permitting during suspension a burst mode read operation of the at least one other memory sector. The control circuit may include a circuit for controlling the electrical alteration operations, a scanning circuit for scanning memory locations of the memory sectors, and a circuit for controlling the burst mode read operations. The memory according to the invention has the advantage of permitting, during the execution of an operation of erasure or programming of a memory sector, rapid access in burst mode or page mode to another memory sector.
REFERENCES:
patent: 5355464 (1994-10-01), Fandrich et al.
patent: 6031785 (2000-02-01), Park et al.
patent: 0186293 (1982-11-01), None
patent: 98/12704 (1998-03-01), None
Betty Prince, “Semiconductor Memories”, 1983, Wiley, 2 nd Edition, pp. 589-593.
Bartoli Simone
Bedarida Lorenzo
Russo Antonio
Sali Mauro
Allen Dyer Doppelt Milbrath & Gilchrist, P.A.
STMicroelectronics S.r.L.
Tran M.
LandOfFree
Non-volatile memory with functional capability of burst mode... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory with functional capability of burst mode..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory with functional capability of burst mode... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2912549