Non-volatile memory device readable write data latch, and intern

Details Non-volatile memory device readable write data latch, and intern Non-volatile memory device readable write data latch, and intern

1998-08-20

2000-08-15

Phan, Trong

Static information storage and retrieval

Floating gate

Particular connection

36518504, 36518521, 36518528, 36518533, G11C 1400, G11C 1604, G11C 1606

Patent

active

061046353

ABSTRACT:
A non-volatile semiconductor memory device has a data latch that stores data to be written into memory cells, and functions as a sense amplifier for data read from the memory cells. Read data and write data have opposite polarities in the data latch. A data polarity control circuit in the memory device generates a selection signal indicating whether the data latch stores read data or write data. A data polarity switch generates externally readable data by outputting read data stored in the data latch, and by inverting write data stored in the data latch.

REFERENCES:
patent: 5488579 (1996-01-01), Sharma et al.
patent: 5828600 (1998-10-01), Kato et al.
patent: 5835414 (1998-11-01), Hung et al.

Affiliated with

Also associated with

Rating

Non-volatile memory device readable write data latch, and intern does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory device readable write data latch, and intern, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory device readable write data latch, and intern will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2014387