Patent
1987-10-16
1989-09-26
Carroll, J.
357 2315, 357 45, 357 54, H01L 2978, H01L 2710, H01L 2934
Patent
active
048704709
ABSTRACT:
A non-volatile storage cell comprising a field effect transistor having source, gate, and drain electrodes. The gate electrode includes a gate stack having a dielectric layer, a charge storage structure comprising a layer of silicon-rich silicon nitride having sufficient excess silicon to provide appreciable charge storage enhancement, without providing appreciable charge conductance enhancement, as compared to stoichiometric silicon nitride, and a charge injection means. A control electrode is disposed on the gate stack for effecting charge transfer to and from the silicon-rich silicon nitride layer through the charge injection means. An array of these cells is formed by disposing the FETs within independently biased substrate portions. Thus the cells can be overwritten without an intervening erasure cycle.
REFERENCES:
patent: 3500142 (1970-03-01), Kahng
patent: 3573096 (1971-03-01), Tombs
patent: 3649884 (1972-03-01), Haneta
patent: 3878549 (1975-04-01), Yamazaki et al.
patent: 3979613 (1976-09-01), Kroger et al.
patent: 4104675 (1978-09-01), DiMaria et al.
patent: 4238278 (1980-12-01), Antipov
patent: 4462090 (1984-07-01), Iizuka
patent: 4519051 (1985-05-01), Fuji
patent: 4601779 (1986-07-01), Abernathey
patent: 4654828 (1987-03-01), Hagiwara et al.
patent: 4688078 (1987-04-01), Hseih
J. P. Kasold et al., U.S. application Ser. No. 869,469, filed May 28, 1986.
W. Kern et al., "Advances in Deposition Processes for Passivation Films" Journal of Vacuum Science & Technology, vol. 14, No. 5 (Sep./Oct. 1987), pp. 1082-1099.
D. J. DiMaria et al., "Electrically-Alterable Read-Only-Memory Using Si-Rich SiO.sub.2 Injectors and a Floating Polycrystalline Silicon Storage Layer," J. Appl. Phys., 52(7), Jul. 1981, pp. 4825-4842.
R. A. Gdula, "The Effects of Processing on Hot Electron Trapping in SiO.sub.2," J. Electrochem. Soc.: Solid-State Science and Tech., Jan. 1976, pp. 42-47.
D. R. Young, "Electron Trapping in SiO.sub.2," Inst. Phys. Conf. Ser. No. 50: Chapter 1, pp. 28-39.
D. J. DiMaria et al., "Charge Transport and Trapping Phenomena in Off-Stoichiometric Silicon Dioxide Films," J. Appl. Phys. 54(10), Oct. 1983, pp. 5801-5927.
D. J. DiMaria et al., "High Current Injection into SiO.sub.2 from Si Rich SiO.sub.2 Films and Exprimental Applications," J. Appl. Phys. 51(5), May 1980, pp. 2722-2735.
A. Bhattacharyya et al., "Physical and Electrical Characteristics of LPCVD Si-Rich-Nitride," The Electrochemical Society, Inc., Oct. 1984.
K. Tanabashi et al., "Properties of Vapor Deposited Silicon Nitride Films with Varying Excess Si Content," Japanese Journal of Applied Physics, vol. 12, No. 5, May 1973, pp. 641-646.
D. J. DiMaria et al., "Charge Trapping Studies in SiO.sub.2 Using High Current Injection from Si-Rich SiO.sub.2 Films," J. Appl. Phys. 51(9), Sep. 1980, pp. 4830-4841.
L. A. Nesbit, "Annealing Characteristics of Si-Rich SiO.sub.2 Films," Appl. Phys. Lett. 46(1), Jan. 1985, pp. 38-40.
Bass, Jr. Roy S.
Bhattacharyya Arup
Grise Gary D.
Carroll J.
Chadurjian Mark F.
International Business Machines - Corporation
LandOfFree
Non-volatile memory cell having Si rich silicon nitride charge t does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory cell having Si rich silicon nitride charge t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory cell having Si rich silicon nitride charge t will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-190727