Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
1999-12-30
2001-05-08
Nelms, David (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S096000, C365S104000
Reexamination Certificate
active
06229733
ABSTRACT:
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
N/A
BACKGROUND OF THE INVENTION
This invention relates generally to non-volatile memory cells and, more particularly, to a non-volatile memory cell for a linear metal oxide semiconductor (MOS) integrated circuit.
Precision performance by a linear MOS integrated circuit is typically accomplished by internally trimming the circuit currents and voltages. Conventional trimming techniques are performed as part of the manufacturing process and must be permanent so that the trimming does not change when power is removed from the circuit. Several techniques use a fuse-based technology, such as the metal spike shorting of the emitter-base junction of a NPN transistor, or the opening of metal or thin film links, that require high current pulses to sever the subject material. Another method requires specialized equipment for the laser trimming of thin film links or the vernier trim of thin film resistor tabs, which may drift over time. All of these techniques are intended for low-density memory applications. High-density storage techniques use either “anti-fuse” technology or place a long-term charge storage on the MOSFET gates. These techniques, however, add complex processing steps to wafer fabrication and extra cost to the device.
What is needed, therefore, is an inexpensive and user-programmable technique for performing a parametric trim of a linear MOS integrated circuit.
BRIEF SUMMARY OF THE INVENTION
In accordance with the invention, a non-volatile memory cell comprises a metal oxide semiconductor field effect transistor (MOSFET) fabricated to read back a logic level “one” state and programmable by a gate to drain fusing to read back to a logic level “zero” state. The MOSFET drain has a blunted and notched “V” shape to enhance the formation of a localized hot spot during lateral NPN transistor snapback for a controlled meltdown of gate oxide and the creation of an ohmic gate to drain path. The MOSFET gate oxide is also made thick enough to achieve snapback upon application of a gate bias voltage without gate oxide rupture.
A metal oxide semiconductor (MOS) integrated circuit typically includes a plurality of memory cells composing a programmable array. The MOSFET drains of each memory cell are tied together in parallel and connected to a high-level programming voltage, and the MOSFET sources are tied to ground. Each memory cell may further comprise a series pair of switches connecting a low-level bias voltage to the MOSFET gate for cell programming based on “snapback selectivity” and connecting a bias current to the MOSFET gate for cell read-back, and a parallel pair of switches shunting the gate to the source to inhibit cell programming. The array may be user-programmed to selectively engage parametric elements distributed throughout a linear MOS integrated circuit and thereby accomplish a parametric trim of the circuit for precision performance in an intended application.
REFERENCES:
patent: 4173766 (1979-11-01), Hayes
patent: 4507756 (1985-03-01), McElroy
patent: 4507757 (1985-03-01), McElroy
patent: 4742491 (1988-05-01), Liang et al.
patent: 4884239 (1989-11-01), Ono et al.
patent: 5086331 (1992-02-01), Hartgring et al.
patent: 5241496 (1993-08-01), Lowrey et al.
patent: 5258947 (1993-11-01), Sourgen
patent: 5291434 (1994-03-01), Kowalski
patent: 5469384 (1995-11-01), Lacey
patent: 5506431 (1996-04-01), Thomas
patent: 5581504 (1996-12-01), Chang
patent: 5646438 (1997-07-01), Frerichs
patent: 5812448 (1998-09-01), Wen
patent: 5995409 (1999-11-01), Holland
Ho Hoai V.
Nelms David
Texas Instruments Incorporated
Weingarten, Schurgin Gagnebin & Hayes LLP
LandOfFree
Non-volatile memory cell for linear mos integrated circuits... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory cell for linear mos integrated circuits..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory cell for linear mos integrated circuits... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2454349