Non-volatile memory apparatus for controlling page buffer...

Details Non-volatile memory apparatus for controlling page buffer... Non-volatile memory apparatus for controlling page buffer...

2008-12-08

2010-11-09

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S189050

Reexamination Certificate

active

07830712

ABSTRACT:
A non-volatile memory apparatus for controlling a page buffer includes a page buffer configured to include a plurality of buffer stages, each buffering input/output data of cell arrays in units of predetermined number of bits, and a control unit configured to selectively activate one of the plurality of buffer stages when a burst mode as a synchronous mode is activated.

REFERENCES:
patent: 7130222 (2006-10-01), Ho et al.
patent: 7254076 (2007-08-01), Chae et al.
patent: 2008/0250195 (2008-10-01), Chow et al.
patent: 2007080415 (2007-03-01), None
patent: 1020030014255 (2003-02-01), None

Affiliated with

Also associated with

Rating

Non-volatile memory apparatus for controlling page buffer... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory apparatus for controlling page buffer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory apparatus for controlling page buffer... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4243265