Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2006-01-17
2006-01-17
Tran, M. (Department: 2818)
Static information storage and retrieval
Floating gate
Particular connection
C365S185110
Reexamination Certificate
active
06987693
ABSTRACT:
A memory device and a method thereof allow programming and sensing a plurality of memory cells in parallel in order to minimize errors caused by coupling from fields of neighboring cells and to improve performance. The memory device and method have the plurality of memory cells linked by the same word line and a read/write circuit is coupled to each memory cells in a contiguous manner. Thus, a memory cell and its neighbors are programmed together and the field environment for each memory cell relative to its neighbors during programming and subsequent reading is less varying. This improves performance and reduces errors caused by coupling from fields of neighboring cells, as compared to conventional architectures and methods in which cells on even columns are programmed independently of cells in odd columns.
REFERENCES:
patent: 4357685 (1982-11-01), Daniele et al.
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5860082 (1999-01-01), Smith et al.
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5920502 (1999-07-01), Noda et al.
patent: 6011725 (2000-01-01), Eitan
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6407953 (2002-06-01), Cleeves
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
Cernea Raul-Adrian
Li Yan
Parsons Hsue & de Runtz LLP
SanDisk Corporation
Tran M.
LandOfFree
Non-volatile memory and method with reduced neighboring... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory and method with reduced neighboring..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory and method with reduced neighboring... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3591073