Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2011-05-17
2011-05-17
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S189040, C365S189070, C365S210110
Reexamination Certificate
active
07944754
ABSTRACT:
A page of non-volatile multi-level memory cells on a word line is sensed in parallel by sense amps via bit lines. A predetermined input sensing voltage as an increasing function of time applied to the word line allows scanning of the entire range of thresholds of the memory cell in one sweep. Sensing of the thresholds of individual cells is then reduced to a time-domain sensing by noting the times the individual cells become conducting. Each conducting time, adjusted for delays in the word line and the bit line, can be used to derive the sensing voltage level that developed at the word line local to the cell when the cell became conducting. The locally developed sensing voltage level yields the threshold of the cell. This time-domain sensing is relative insensitive to the number of levels of a multi-level memory and therefore resolve many levels rapidly in one sweep.
REFERENCES:
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5768192 (1998-06-01), Eitan
patent: 5805499 (1998-09-01), Haddad
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 6011287 (2000-01-01), Itoh et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6781877 (2004-08-01), Cernea et al.
patent: 7187585 (2007-03-01), Li et al.
patent: 7196928 (2007-03-01), Chen
patent: 7436733 (2008-10-01), Mokhlesi
patent: 7471575 (2008-12-01), Cernea et al.
patent: 2006/0018144 (2006-01-01), Oikawa et al.
patent: 2006/0140007 (2006-06-01), Cernea et al.
patent: 2006/0221692 (2006-10-01), Chen
patent: 2006/0221714 (2006-10-01), Li et al.
patent: 2007/0133287 (2007-06-01), Hosono
patent: 2008/0239824 (2008-10-01), Sekar et al.
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration,” corresponding International Patent Application No. PCT/US2009/067993, mailed on Mar. 26, 2010, 14 pages.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
USPTO, “Notice of Allowance and Fee(s) Due,” mailed in related U.S. Appl. No. 12/347,864 on May 17, 2010, 22 pages.
Davis , Wright, Tremaine, LLP
Ho Hoai V
SanDisk Corporation
Tran Anthan T
LandOfFree
Non-volatile memory and method with continuous scanning... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory and method with continuous scanning..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory and method with continuous scanning... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2638552