Non-volatile memory and method with bit line coupled...

Details Non-volatile memory and method with bit line coupled... Non-volatile memory and method with bit line coupled...

2006-06-20

2006-06-20

Hoang, Huan (Department: 2818)

Static information storage and retrieval

Floating gate

Particular connection

C365S185170, C365S185180

Reexamination Certificate

active

07064980

ABSTRACT:
When programming a contiguous page of memory storage units, every time a memory storage unit has reached its targeted state and is program-inhibited or locked out from further programming, it creates a perturbation on an adjacent memory storage unit still under programming. The present invention provides as part of a programming circuit and method in which an offset to the perturbation is added to the adjacent memory storage unit still under programming. The offset is added by a controlled coupling between the adjacent bit lines of the program-inhibited memory storage unit and the still under programming memory storage unit. In this way, an error inherent in programming in parallel high-density memory storage units is eliminated or minimized.

REFERENCES:
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4785427 (1988-11-01), Young
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5093806 (1992-03-01), Tran
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5245571 (1993-09-01), Takahashi
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5537356 (1996-07-01), Akaogi et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5860082 (1999-01-01), Smith et al.
patent: 5872739 (1999-02-01), Womack
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5920502 (1999-07-01), Noda et al.
patent: 5949720 (1999-09-01), Brady
patent: 6011287 (2000-01-01), Itoh et al.
patent: 6011725 (2000-01-01), Eitan
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6046940 (2000-04-01), Takeuchi et al.
patent: 6061270 (2000-05-01), Choi
patent: 6097638 (2000-08-01), Himeno et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6373746 (2002-04-01), Takeuchi et al.
patent: 6407953 (2002-06-01), Cleeves
patent: 6490199 (2002-12-01), Lee et al.
patent: 6504757 (2003-01-01), Hollmer et al.
patent: 6731539 (2004-05-01), Wong
patent: 6744667 (2004-06-01), Yamamoto et al.
patent: 2001/0006479 (2001-07-01), Ikehashi et al.
patent: 2002/0036925 (2002-03-01), Tanzawa et al.
patent: 2002/0039322 (2002-04-01), Tran et al.
patent: 2002/0118574 (2002-08-01), Gongwer et al.
patent: 2002/0126532 (2002-09-01), Matsunaga et al.
patent: 2004/0057285 (2004-03-01), Cernea et al.
patent: 2004/0057287 (2004-03-01), Cernea et al.
patent: 2004/0057318 (2004-03-01), Cernea et al.
patent: 2004/0060031 (2004-03-01), Cernea et al.
patent: 2004/0109357 (2004-06-01), Cernea et al.
patent: 1134746 (2001-09-01), None
patent: 1164595 (2001-12-01), None
patent: WO 02/069340 (2002-09-01), None
International Search Report corresponding to PCT/US03/30133, International Searching Authority, European Patent Office, filed Sep. 18, 2003, 4 pages.
“Communication Relating to the Results of the Partial International Search” in PCT/US03/29603, EPO International Searching Authority, Jul. 30, 2004, 2 pages.
European Patent Office (International Searching Authority), “Notification of Transmittal of the International Search Report or the Declaration”, issued in corresponding PCT Application No. PCT/US03/29045, Jul. 28, 2004, 6 pages.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
EPO/ISA, “Notification of Transmittal of the International Search Report or the Declaration”, mailed in PCT/US03/29603 Nov. 5, 2004, 7 pages.
ISA/European Patent Office, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed in related PCT/US2004/029426 on Jan. 20, 2005, 12 pages.

Affiliated with

Also associated with

Rating

Non-volatile memory and method with bit line coupled... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory and method with bit line coupled..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory and method with bit line coupled... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3630644