Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2007-05-08
2007-05-08
Elms, Richard T. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185170
Reexamination Certificate
active
11250357
ABSTRACT:
When programming a contiguous page of memory storage units, every time a memory storage unit has reached its targeted state and is program-inhibited or locked out from further programming, it creates a perturbation on an adjacent memory storage unit still under programming. The present invention provides as part of a programming circuit and method in which an offset to the perturbation is added to the adjacent memory storage unit still under programming. The offset is added as voltage offset to a bit line of a storage unit under programming. The voltage offset is a predetermined function of whether none or one or both of its neighbors are in a mode that creates perturbation, such as in a program inhibit mode. In this way, an error inherent in programming in parallel high-density memory storage units is eliminated or minimized.
REFERENCES:
patent: 4357685 (1982-11-01), Daniele et al.
patent: 4785427 (1988-11-01), Young
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5093806 (1992-03-01), Tran
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5245571 (1993-09-01), Takahashi
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5418752 (1995-05-01), Harari et al.
patent: 5537356 (1996-07-01), Akaogi et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5650970 (1997-07-01), Kai
patent: 5661053 (1997-08-01), Yuan
patent: 5768192 (1998-06-01), Eitan
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5806082 (1998-09-01), Shaw
patent: 5860082 (1999-01-01), Smith et al.
patent: 5872739 (1999-02-01), Womack
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5920502 (1999-07-01), Noda et al.
patent: 5949720 (1999-09-01), Brady
patent: 6011287 (2000-01-01), Itoh et al.
patent: 6011725 (2000-01-01), Eitan
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6046940 (2000-04-01), Takeuchi et al.
patent: 6061270 (2000-05-01), Choi
patent: 6062270 (2000-05-01), Hultberg et al.
patent: 6097638 (2000-08-01), Himeno et al.
patent: 6147910 (2000-11-01), Hsu et al.
patent: 6191975 (2001-02-01), Shimizu et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6301153 (2001-10-01), Takeuchi et al.
patent: 6307783 (2001-10-01), Parker
patent: 6373746 (2002-04-01), Takeuchi et al.
patent: 6407953 (2002-06-01), Cleeves
patent: 6490199 (2002-12-01), Lee et al.
patent: 6504757 (2003-01-01), Hollmer et al.
patent: 6535434 (2003-03-01), Maayan et al.
patent: 6545917 (2003-04-01), Kim
patent: 6556508 (2003-04-01), Taso et al.
patent: 6717851 (2004-04-01), Mangan et al.
patent: 6731539 (2004-05-01), Wong
patent: 6744667 (2004-06-01), Yamamoto et al.
patent: 6747899 (2004-06-01), Hsia et al.
patent: 6751129 (2004-06-01), Gongwer
patent: 6807103 (2004-10-01), Cavaleri et al.
patent: 6829185 (2004-12-01), Beer
patent: 6956770 (2005-10-01), Khalid et al.
patent: 7023736 (2006-04-01), Cernea et al.
patent: 2001/0006479 (2001-07-01), Ikehashi et al.
patent: 2002/0036925 (2002-03-01), Tanzawa et al.
patent: 2002/0039322 (2002-04-01), Tran et al.
patent: 2002/0118574 (2002-08-01), Gongwer et al.
patent: 2002/0126532 (2002-09-01), Matsunaga et al.
patent: 2004/0057285 (2004-03-01), Cernea et al.
patent: 2004/0057287 (2004-03-01), Cernea et al.
patent: 2004/0057318 (2004-03-01), Cernea et al.
patent: 2004/0060031 (2004-03-01), Cernea
patent: 2004/0109357 (2004-06-01), Cernea et al.
patent: 2005/0057965 (2005-03-01), Cernea et al.
patent: 2005/0169082 (2005-08-01), Cernea
patent: 2006/0034121 (2006-02-01), Shahzad et al.
patent: 1134746 (2001-09-01), None
patent: 1164595 (2001-12-01), None
patent: 1288964 (2003-03-01), None
patent: WO 02/069340 (2002-09-01), None
patent: WO 2004/029984 (2004-04-01), None
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed in corresponding PCT/US2004/030420 on Jan. 28, 2005, 12 pages.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
ISA/EPO, Notification of Transmittal of the International Search Report and the Written Opinion of the ISA, or the Declaration, mailed in related PCT/US2004/029426 on Jan. 20, 2005, 12 pages.
USPTO, “Notice of Allowance and Fee(s) Due,” mailed in related U.S. Appl. No. 10/667,222 on Dec. 30, 2005, 8 pages.
European Patent Office/International Searching Authority, “Notification of Transmittal of the International Preliminary Examination Report,” mailed in related International Application No. PCT/US2004/029426 (Publication No. WO 2005/029502 A1) on Jun. 2, 2006, 8 pages.
European Patent Office, “Substantive Examination,” mailed in corresponding European Patent Application No. 04 784 312.3 on Jul. 5, 2006, 1 page.
Cernea Raul-Adrian
Khalid Shahzad
Li Yan
Mofidi Mehrdad
Elms Richard T.
Le Toan
Parsons Hsue & de Runtz LLP
Sandisk Corporation
LandOfFree
Non-volatile memory and method with bit line compensation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory and method with bit line compensation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory and method with bit line compensation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3727022