Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2009-12-18
2011-11-08
Tran, Michael (Department: 2827)
Static information storage and retrieval
Floating gate
Multiple values
C365S185240
Reexamination Certificate
active
08054684
ABSTRACT:
A program operation in a non-volatile memory is segmented at predefined junctures into smaller segments for execution over different times. The predefined junctures are such that they allow unambiguous identification when restarting the operation in a next segment so that the operation can continue without having to restart from the very beginning of the operation. This is accomplished by requiring the programming sequence of each segment to be atomic, that is, to only terminate at a predetermined type of programming step. In a next segment, the terminating programming step is identified by detecting a predetermined pattern of ECC errors across a group of programmed wordlines.
REFERENCES:
patent: 5070032 (1991-12-01), Yuan et al.
patent: 5095344 (1992-03-01), Harari
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5343063 (1994-08-01), Yuan et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5595924 (1997-01-01), Yuan et al.
patent: 5661053 (1997-08-01), Yuan
patent: 5768192 (1998-06-01), Eitan
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 6011287 (2000-01-01), Itoh et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6076138 (2000-06-01), Shin
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6657891 (2003-12-01), Shibata et al.
patent: 6988175 (2006-01-01), Lasser
patent: 7046548 (2006-05-01), Cernea et al.
patent: 7240178 (2007-07-01), Nakada et al.
patent: 7856538 (2010-12-01), Speirs et al.
patent: 2001/0033656 (2001-10-01), Gligor et al.
patent: 2005/0144362 (2005-06-01), Lin et al.
patent: 2008/0065818 (2008-03-01), Lin et al.
patent: 2010/0172180 (2010-07-01), Paley et al.
patent: 2011/0099460 (2011-04-01), Dusija et al.
patent: 2011/0153912 (2011-06-01), Gorobets et al.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell,” IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
EPO/ISA, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration,” corresponding International Patent Application No. PCT/US2010/060778, mailed on Mar. 25, 2011, 10 pages.
Dusija Gautam Ashok
Gorobets Sergey Anatolievich
Davis , Wright, Tremaine, LLP
Sandisk Technologies Inc.
Tran Michael
LandOfFree
Non-volatile memory and method with atomic program sequence... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory and method with atomic program sequence..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory and method with atomic program sequence... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4271007