Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2008-03-28
2010-12-28
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S218000, C365S226000, C365S149000, C365S185290, C365S241000
Reexamination Certificate
active
07859899
ABSTRACT:
Non-volatile (NV) semiconductor memories and methods of operating the same to reduce or eliminate a need for an external capacitance are provided. In one embodiment, the memory includes a memory cell comprising a random access memory (RAM) portion and a NV memory portion, and the method comprises steps of: (i) initially erasing the NV memory portion; and (ii) on detecting a drop in power supplied to the memory, programming the NV memory portion with data from the RAM portion while powering the memory from a capacitor. On restoration of power data is recalled from the NV memory portion into the RAM portion, and the NV memory portion erased. Preferably, the capacitor is integrally formed on a single substrate with the NV memory portion and RAM portion. More preferably, the capacitor comprises intrinsic capacitance between elements of the memory formed on the substrate. Other embodiments are also disclosed.
REFERENCES:
patent: 4571709 (1986-02-01), Skupnjak et al.
patent: 5327385 (1994-07-01), Oyama
patent: 5477485 (1995-12-01), Bergemont et al.
patent: 5586073 (1996-12-01), Hiura et al.
patent: 5774400 (1998-06-01), Lancaster et al.
patent: 6285586 (2001-09-01), Lung et al.
patent: 7085170 (2006-08-01), Mihnea et al.
patent: 7110301 (2006-09-01), Lee et al.
patent: 7164608 (2007-01-01), Lee
patent: 7336534 (2008-02-01), Jung
patent: 7355897 (2008-04-01), Hsu et al.
patent: 2004/0008557 (2004-01-01), Perner et al.
patent: 2008/0043516 (2008-02-01), Dalton
patent: WO 94/10686 (1994-05-01), None
USPTO Notice of Allowance for U.S. Appl. No. 11/644,196 dated Jan. 30, 2008; 7 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/772,970 dated Oct. 15, 1997; 2 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/772,970 dated Jun. 11, 1997; 4 pages.
USPTO Requirement for Restriction/Election for U.S. Appl. No. 08/772,970 dated Apr. 23, 1997; 3 pages.
Miyawaki et al., “A New Erasing and Row Decoding Scheme for Low Supply Voltage Operation 16-Mb/64-Mb Flash Memories,” IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 583-588; 6 pages.
Momodomi et al., “An Experimental 4-Mbit CMOS EEPROM with a NAND-Structured Cell,” IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1238-1243; 6 pages.
Lundstrom et al., “Properties of MNOS Structures,” IEEE Journal of Solid-State Circuits, vol. ED-19, No. 6, Jun. 1972, pp. 826-836; 11 pages.
Nozaki et al., “A -1Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application,” IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501; 5 pages.
Suzuki et al., “A Low Voltage Alterable EEPROM with Metal-Oxide-Nitride-Oxide Semiconductor (MONOS) Structures,” IEEE Journal of Solid-State Circuits, vol. ED-30, No. 2, Feb. 1983; 7 pages.
Svensson et al., “Trap-Assisted Charge Injection in MNOS Structures,” Journal of Applied Physics, vol. 44, No. 10, Oct. 1973, pp. 4657-4663; 7 pages.
S.M. Sze, “Physics of Semiconductor Devices,” Wiley-Interscience, 1969, SBN: 471842907, pp. 425-437; 9 pages.
Jang Kavin Jaejune
Puchner Helmut
Shakeri Kaveh
Cypress Semiconductor Corporation
Le Thong Q
LandOfFree
Non-volatile memory and method of operating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory and method of operating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory and method of operating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4237622