Static information storage and retrieval – Floating gate – Data security
Patent
1998-11-25
1999-12-07
Phan, Trong
Static information storage and retrieval
Floating gate
Data security
36518511, 36518521, G11C 1604
Patent
active
059994479
ABSTRACT:
A non-volatile electrically erasable and programmable memory provides both a SDP (software data protection) function and an OTP (one-time protection) function. The memory comprises a memory array having a plurality of memory cells each for storing an information bit. The memory further comprises at least one supplementary cell for storing a first state bit pertaining to the write-accessible (or non-write accessible) state of all the memory cells of the memory array, and at least one other supplementary cell for storing a second state bit relating to the blank state (or non-blank state) of a group of memory cells designed to be programmed only once by the user. A common management circuit for the SDP and OTP cells is located outside the memory array.
REFERENCES:
patent: 5173876 (1992-12-01), Kawashima et al.
patent: 5467396 (1995-11-01), Schossow et al.
patent: 5732017 (1998-03-01), Schumann et al.
patent: 5818771 (1998-10-01), Yasu et al.
patent: 5862075 (1999-01-01), Leconte et al.
Krings, G, "Intelligent Memory Chips for Smart Cards", Siemens Components, 1 janvier 1994, vol. 29, No. 1, pp. 13-17.
Naura David
Zink Sebastien
Phan Trong
STMicroelectronics S.A.
LandOfFree
Non-volatile electrically erasable and programmable memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile electrically erasable and programmable memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile electrically erasable and programmable memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-831527