Data processing: structural design – modeling – simulation – and em – Emulation – In-circuit emulator
Reexamination Certificate
2005-11-01
2005-11-01
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Emulation
In-circuit emulator
C703S023000
Reexamination Certificate
active
06961691
ABSTRACT:
A method allows two substantially asynchronous system components of a logic emulation system to exchange data packets with reference to a clock signal of predetermined frequency. In one example, each bit is transmitted across the system components over two or more cycles of the clock signal. The reference clock signal can be distributed to the two system components from a common clock signal generator, or can be generated locally independently.
REFERENCES:
patent: 3873920 (1975-03-01), Apple, Jr. et al.
patent: 5297181 (1994-03-01), Barr et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5649176 (1997-07-01), Selvidge et al.
patent: 5659716 (1997-08-01), Selvidge et al.
patent: 5761484 (1998-06-01), Agarwal et al.
patent: 5802348 (1998-09-01), Stewart et al.
patent: 5847578 (1998-12-01), Noakes et al.
patent: 5850537 (1998-12-01), Selvidge et al.
patent: 5854752 (1998-12-01), Agarwal
patent: 5943490 (1999-08-01), Sample
patent: 5960191 (1999-09-01), Sample et al.
patent: 6061511 (2000-05-01), Marantz et al.
patent: 6836757 (2004-12-01), Swoboda
patent: 0 286 609 (1988-10-01), None
patent: 1 077 532 (2001-02-01), None
patent: WO 94/06210 (1994-03-01), None
C. Selvidge, A. Agarwal, M. Dahl, J. Babb, “TIERS: Topology Independent Pipelined Routing and Scheduling for VirtualWire Compilation”, ACM , 0-7695-2550-4/95, 1995, 7 pages.
European Search Report.
A. S. Tanenbaum, “Computer-Netzerke”, Wolfram's Fachverlag, Attenkirchen, 1992, pp. 71-72, 170-173.
D. E. Van Den Bout et al., “AnyBoard: An FPGA-Based, Reconfigurable System”, IEEE Design & Test Of Computers, IEEE Computers Society, vol. 9, No. 3, Sep. 1992, pp. 21-30.
P. Schicker, “Datenübertragung und Rechnernetze”, 1983, Teubner, Stuttgart, pp. 12-15.
Andrew S. Tanenbaum, Computer Networks, 1996, Prentice Hall, Upper Saddle River, New Jersey, USA, pp. 279-281.
Andrew S. Tanenbaum, Computer Networks, 1196, Prentice Hall, Upper Saddle River, New Jersey, USA, pp. 81.
Crouch Kenneth W.
Hassoun Soha M. N.
Kudlugi Muralidhar R.
Selvidge Charles W.
Banner & Witcoff , Ltd.
Craig Dwin M.
Mentor Graphics Corporation
Teska Kevin J.
LandOfFree
Non-synchronized multiplex data transport across synchronous... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-synchronized multiplex data transport across synchronous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-synchronized multiplex data transport across synchronous... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3455346