Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Patent
1993-07-01
1995-08-08
Munson, Gene M.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
257202, 257208, 257384, 257401, 257413, H01L 2702, H01L 2978
Patent
active
054401542
ABSTRACT:
A novel configuration for MOS devices employed in a partially generic gate array type chip having large numbers of generally MOS devices. The MOS devices have a non-rectangular configuration and include at least a first and second region of conductivity type differing from the conductivity type of the gate array substrate that are separated by a channel over which an electrode strip such as a gate is formed. The non-rectangular configuration of the MOS devices provides a space savings that permits the presence of a greater number of devices on a single chip as compared to conventional gate array chips. In accordance with another aspect of the invention one or more patternable busses of conductive material, such as polysilicon, interconnect electrode strips of the MOS devices, such as gates strips, that are made of the same conductive material as the busses. The busses are formed on the gate array structure over field oxide portions thereof during an initial step of patterning the layer of conductive material to expose active areas of differing conductivity type and to form the electrodes thereover. After further processing to form other electrode regions in the active areas such as source and drain regions, but prior to formation of an insulation layer over the structure for formation of a metal layer thereon, the busses are subjected to a further patterning step to form custom interconnections between various electrodes in the gate array structure so as to form a desired custom chip.
REFERENCES:
patent: 3786319 (1974-01-01), Tomisaburo
patent: 3787962 (1974-01-01), Yoshida et al.
patent: 4319396 (1982-03-01), Law et al.
patent: 4345365 (1982-08-01), Carrigan
patent: 4561168 (1985-12-01), Pitzer et al.
patent: 4677735 (1987-07-01), Malhi
patent: 4689657 (1987-08-01), Percival et al.
patent: 4753896 (1988-06-01), Matloubian
patent: 4804636 (1989-02-01), Groover, III et al.
patent: 4884118 (1989-11-01), Hui et al.
patent: 4965657 (1990-10-01), Wagner
patent: 5010032 (1991-04-01), Tang et al.
patent: 5034348 (1991-07-01), Hartswick et al.
patent: 5256894 (1993-10-01), Shino
Neil H. E. Weste, Kamran Eshraghian, Principles of CMOS VLSI Design, A System Perspective, (Addison-Wesley Publishing 1985), pp. 58-60, 76-80, 87-89.
Carmichael Tim
Padmanabhan Gobi
Yee Abraham
Yeh Stanley
LSI Logic Corporation
Munson Gene M.
LandOfFree
Non-rectangular MOS device configurations for gate array type in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-rectangular MOS device configurations for gate array type in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-rectangular MOS device configurations for gate array type in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-973272