Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2008-12-29
2009-12-15
Tran, Michael T (Department: 2827)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185240
Reexamination Certificate
active
07633802
ABSTRACT:
A set of non-volatile storage elements undergoes initial programming, after which a reprogramming, with higher verify levels, is performed in non-real time, such as when a control enters a standby mode, when no other read or write tasks are pending. The reprogramming can program pages in the set one at a time, stopping at a page boundary when another read or write task is pending, and restarting when the control become available again. Status flags can be provided to identify whether a page and/or the set has completed the reprogramming. In another aspect, a higher pass voltage is applied to unselected word lines during the reprogramming. In another aspect, an error count is determined using a default set of read voltages, and an alternative set of read voltages is selected if the count exceeds a threshold.
REFERENCES:
patent: 5220531 (1993-06-01), Blyth
patent: 5313421 (1994-05-01), Guterman
patent: 5386422 (1995-01-01), Encoh
patent: 5412601 (1995-05-01), Sawada
patent: 5504760 (1996-04-01), Harari
patent: 5521865 (1996-05-01), Ohuchi
patent: 5522580 (1996-06-01), Varner, Jr.
patent: 5532962 (1996-07-01), Auclair
patent: 5570315 (1996-10-01), Tanaka
patent: 5652719 (1997-07-01), Tanaka
patent: 5657332 (1997-08-01), Auclair
patent: 5712180 (1998-01-01), Guterman
patent: 5712815 (1998-01-01), Bill
patent: 5761222 (1998-06-01), Baldi
patent: 5774397 (1998-06-01), Encoh
patent: 5844912 (1998-12-01), Sharpe-Geisler
patent: 5867429 (1999-02-01), Chen et al.
patent: 5870344 (1999-02-01), Ozawa
patent: 5909334 (1999-06-01), Barr
patent: 5949714 (1999-09-01), Hemink
patent: 6046935 (2000-04-01), Takeuchi
patent: 6134104 (2000-10-01), Mohi
patent: 6137729 (2000-10-01), Choi
patent: 6137792 (2000-10-01), Jonas
patent: 6151248 (2000-11-01), Harari
patent: 6222762 (2001-04-01), Guterman
patent: 6266270 (2001-07-01), Nobukata
patent: 6301161 (2001-10-01), Holzmann
patent: 6317364 (2001-11-01), Guterman
patent: 6424566 (2002-07-01), Parker
patent: 6456528 (2002-09-01), Chen
patent: 6519184 (2003-02-01), Tanaka
patent: 6522580 (2003-02-01), Chen et al.
patent: 6525964 (2003-02-01), Tanaka
patent: 6529412 (2003-03-01), Chen
patent: 6532172 (2003-03-01), Harari
patent: 6590811 (2003-07-01), Hamilton
patent: 6657891 (2003-12-01), Shibata
patent: 6751129 (2004-06-01), Gongwer
patent: 6781877 (2004-08-01), Cernea
patent: 6859397 (2005-02-01), Lutze
patent: 6888758 (2005-05-01), Hemink
patent: 7012835 (2006-03-01), Gonzalez et al.
patent: 7023736 (2006-04-01), Cernea
patent: 7046568 (2006-05-01), Cernea
patent: 7057939 (2006-06-01), Li
patent: 7196928 (2007-03-01), Chen
patent: 7200050 (2007-04-01), Kato
patent: 7200235 (2007-04-01), Trimberger
patent: 7212454 (2007-05-01), Kleveland
patent: 7447076 (2008-11-01), Mokhlesi
patent: 7486561 (2009-02-01), Mokhlesi
patent: 7489549 (2009-02-01), Mokhlesi
patent: 2002/0118574 (2002-08-01), Gongwer
patent: 2003/0137872 (2003-07-01), Shibata
patent: 2003/0147278 (2003-08-01), Tanaka
patent: 2004/0057287 (2004-03-01), Cernea
patent: 2004/0109357 (2004-06-01), Cernea
patent: 2004/0255090 (2004-12-01), Guterman
patent: 2004/0268025 (2004-12-01), Matsubara
patent: 2005/0024939 (2005-02-01), Chen
patent: 2005/0088890 (2005-04-01), Matsunaga
patent: 2005/0207222 (2005-09-01), Chen
patent: 2005/0265114 (2005-12-01), Tanaka
patent: 2006/0104104 (2006-05-01), Park
patent: 2006/0107136 (2006-05-01), Gongwer
patent: 2006/0126390 (2006-06-01), Gorobets
patent: 2006/0140007 (2006-06-01), Cernea
patent: 2006/0158947 (2006-07-01), Chan
patent: 2006/0221700 (2006-10-01), Guterman
patent: 2006/0274583 (2006-12-01), Lutze
patent: 2006/0291285 (2006-12-01), Mokhlesi
patent: 2007/0297226 (2007-12-01), Mokhlesi
patent: 2007/0297245 (2007-12-01), Mokhlesi
Johnson, William S., et al, Session XII: ROMs, PROMs and EROMs, 1980 IEEE International Solid State Circuits Conference, pp. 152-153.
Kurata, Hideaki, et al., Constant-Charge-Injection Programming for 10-MB/s Multilevel AG-AND Flash Memories, 2002 Symposium On VLSI Circuits Digest of Technical Papers, pp. 302-303.
Nobukata, Hiromi, et al., A 144Mb 8-Level NAND Flash Memory with Optimized Pulse Width Programming, 1999 Symposium On VLSI Circuits Digest of Technical Papers, pp. 39-40.
Ohkawa, Masayoshi, et al., TP 2.3: A 98 mm2 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell, 1996 IEEE International Solid-State Circuits Conference, pp. 36-37.
D.H. Kang et al., Novel Heat Dissipating Cell Scheme For Improving A Reset Distribution In A 512M Phase-Change Random Access Memory (PRAM), 2007 Symp. On VLSI Circuits Digest of Technical Papers, pp. 96-97, Jun. 14-16, 2007.
H. Tanaka et al., Bit Cost Scalable Technology With Punch And Plug Process For Ultra High Density Flash Memory, 2007 Symp. on VLSI Circuits Digest of Technical Papers, pp. 14-15, Jun. 14-16, 2007.
N. Shibata et al., A 70nm 16Gb 16-level-cell NAND Flash Memory, 2007 Symp. on VLSI Circuits Digest of Technical Papers, pp. 190-191, Jun. 14-16, 2007.
Y. Zhang et al., An Integrated Phase Change Memory Cell With Ge Nanowire Diode For Cross-Point Memory, 2007 Symp. on VLSI Circuits Digest of Technical Papers, pp. 98-99, Jun. 14-16, 2007.
Ditewig, “An embedded 1.2V-read flash memory module in a 0.18/spl mu/m logic process,” Solid-State Circuits Conference, 2001, Digest of Technical Papers. ISSCC, 2001 IEEE International Feb. 5-7, 2001, pp. 34-35, 425.
Jung, “a 117-MM 3.3-v Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE Journal of Solid-State Circuits, IEEE Service Center, vol. 31, No. 11, Nov. 1996.
International Search Report and Written Opinion dated Mar. 25, 2008, PCT Patent Application No. PCT/US2007/069711, filed May 25, 2007.
European Office Action dated Apr. 22, 2009, European Patent Application No. 07797758.5.
SanDisk Corporation
Tran Michael T
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Non-real time reprogramming of non-volatile memory to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-real time reprogramming of non-volatile memory to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-real time reprogramming of non-volatile memory to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4106980