Non-quick instruction accelerator including instruction identifi

Details Non-quick instruction accelerator including instruction identifi Non-quick instruction accelerator including instruction identifi

1997-01-23

2000-05-16

Donaghue, Larry D.

Electrical computers and digital processing systems: processing

Architecture based instruction processing

Data flow based system

712202, 711108, G06F 934

Patent

active

060651083

ABSTRACT:
An instruction accelerator which includes a processor and an associative memory. The processor is coupled to receive a stream of instructions and a corresponding stream of instruction identifier values. The instructions include at least one non-quick instruction which has a first associated data set which must be accessed prior to executing the non-quick instruction. A memory, which is coupled to the processor, stores one or more instruction identifier values and one or more associated data sets. The memory receives the stream of instruction identifier values. When a current instruction identifier value in the stream of instruction identifier values matches an instruction identifier value stored in the memory, an associated data set is accessed from the memory. More specifically, if the first instruction identifier value and the first data set are stored in the memory, and the current instruction identifier value is equal to the first instruction identifier value, then the first data set is read out of the memory. Execution of the non-quick instruction is accelerated because the first data set is readily accessible within the memory. If the first data set is not stored in the memory, the associative memory and the processor control the initial retrieval of the first data set.

REFERENCES:
patent: 4775927 (1988-10-01), Hester et al.
patent: 5020097 (1991-05-01), Tanaka et al.
patent: 5113506 (1992-05-01), Moussouris et al.
patent: 5241635 (1993-08-01), Papadopoulos et al.
patent: 5349672 (1994-09-01), Nishimukai et al.
patent: 5367660 (1994-11-01), Gat et al.
patent: 5440701 (1995-08-01), Matsuzaki et al.
patent: 5546597 (1996-08-01), Martell et al.
patent: 5692170 (1997-11-01), Isaman
patent: 5715427 (1998-02-01), Barrera et al.
patent: 5721865 (1998-02-01), Shintani et al.
patent: 5790823 (1998-08-01), Puzak et al.
patent: 5796971 (1998-08-01), Emberson
patent: 5809566 (1998-09-01), Charney et al.
Reid (Thinking in PostScript) Addison-Wesley Publishing Co. pp.28-29, Jun. 1990.

Affiliated with

Also associated with

Rating

Non-quick instruction accelerator including instruction identifi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-quick instruction accelerator including instruction identifi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-quick instruction accelerator including instruction identifi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-268914