Non-quasistatic phase lock loop frequency divider circuit

Details Non-quasistatic phase lock loop frequency divider circuit Non-quasistatic phase lock loop frequency divider circuit

2006-01-24

2006-01-24

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S163000

Reexamination Certificate

active

06989697

ABSTRACT:
A non-quasistatic MOS frequency divider circuit uses a phase lock loop configuration including an antenna coil to induce a differential input signal, an antenna resonating capacitor, a rectifier, a voltage controlled ring oscillator, a phase detector and a loop filter. All transistors used are organic MOS devices of PMOS, NMOS or both PMOS and NMOS varieties. The voltage-controlled oscillator includes a multiple delay stage ring oscillator. The phase detector includes transistors connected as sampling switches to sample the individual oscillator stage voltages into the loop filter. The sampling transistors have gates connected to the coil. The loop filter provides a substantially direct current to a loop amplifier and then to the voltage controlled oscillator delay control input. This configuration results in the voltage controlled oscillator frequency being synchronous to—and at a sub-multiple of the antenna signal frequency. The sampling transistor gates are all connected to the coil and thereby become part of the capacitance of the radio frequency parallel resonant network. The transistor gates are then efficiently switched at the rate of the radio frequency signal with no delay relative to the coil voltage. Operation of the phase detector organic transistors is based on non-quasistatic behavior of the transistor. Non-quasistatic operation results in phase detection at a frequency much higher than the quasistatic limit of transistor unity gain bandwidth.

REFERENCES:
patent: 4186281 (1980-01-01), Kasuga et al.
patent: 4734655 (1988-03-01), Kawai
patent: 6351191 (2002-02-01), Nair et al.
patent: 6426680 (2002-07-01), Duncan et al.
patent: 6642878 (2003-11-01), Libove et al.
patent: 6806124 (2004-10-01), Klauk et al.
patent: 6848620 (2005-02-01), Nakane et al.
patent: 2002319007 (2002-10-01), None
Tsividis, Yannis, Operation and Modeling of the MOS Transistor, McGraw-Hill, 1987, pp. 275-286.
Burns, J.R., Large-signal transit-time effects in the MOS transistor, RCA Review, vol. 15, Mar. 1969, pp. 15-35.

Affiliated with

Also associated with

Rating

Non-quasistatic phase lock loop frequency divider circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-quasistatic phase lock loop frequency divider circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-quasistatic phase lock loop frequency divider circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3571807