Non-overlapping clock generator circuit and method therefor

Details Non-overlapping clock generator circuit and method therefor Non-overlapping clock generator circuit and method therefor

1996-03-04

1998-10-06

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Phase shift by less than period of input

327172, H03H 1116

Patent

active

058182764

ABSTRACT:
A non-inverting, inverting, delayed non-inverting, and delayed inverting non-overlapping clock signal is provided by a non-overlapping clock generator circuit (41, 61). The non-overlapping clock generator circuit (41, 61) increases time for circuit operation by minimizing delays between non-overlapping clock signals and simultaneously transitioning rising edges of clock signals. A non-overlapping clock generation circuit (41) comprises six NOR gates (43-48) and an inverter (42). Three NOR gates form a first delay line (43-45) and the remaining three NOR gates form a second delay line (46-48). The inverter (42) provides an inverted clock signal to the second delay line. A clock signal propagates through one delay line while the other delay line is non-responsive due to a feedback signal from the active delay line. Once the clock signal has propagated through the active delay line, the feedback signal changes and allows NOR gates of the remaining delay line to simultaneously provide a clock signal and a delayed clock signal.

REFERENCES:
patent: 4109209 (1978-08-01), Bismarck
patent: 4645947 (1987-02-01), Prak
patent: 4827157 (1989-05-01), Machida et al.
patent: 5047659 (1991-09-01), Ullrich
patent: 5341031 (1994-08-01), Kinoshita et al.
patent: 5453707 (1995-09-01), Hiratsuka et al.
patent: 5550503 (1996-08-01), Garrity et al.
patent: 5589793 (1996-12-01), Kassapian
"Low-Power Low-Voltage Analog-To-Digital Conversion Techniques Using Pipelined Architectures", Electronics Research Laboratory, College of Engineering, University of California, Berkeley 94720, Memorandom No. UCB/ERL M95/23, 2 Apr. 1995.

Affiliated with

Also associated with

Rating

Non-overlapping clock generator circuit and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-overlapping clock generator circuit and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-overlapping clock generator circuit and method therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-82494