Non-instruction base register addressing in a data processing ap

Details Non-instruction base register addressing in a data processing ap Non-instruction base register addressing in a data processing ap

1996-10-08

1999-03-09

Harrell, Robert B.

G06F 1202

Patent

active

058812636

ABSTRACT:
The present invention provides a data processing apparatus comprising: a plurality of registers for storing data items to be processed; a processor for processing instructions to be applied to data items stored in said plurality of registers; and register remapping logic for converting a logical register reference within a preselected set of instructions to a physical register reference identifying the register containing the data item required for processing by the processor.
By this approach, a remapping instruction need only be executed once in order for the remapping to be applied to a desired number of instructions. This is in contrast to prior art techniques, where subsequent to a remapping instruction being executed, the remapping is applied to all subsequent instructions, ie. a desired number of instructions cannot be selected.
The invention is particularly advantageously employed in apparatus arranged to repeat an instruction loop, the instruction loop including said preselected set of instructions. In such cases, loop hardware used to manage the repeat instruction can be arranged to update the register remapping logic each time the instruction loop is repeated, and hence the remapping instruction used to configure the register remapping logic is only executed once prior to the repeat instruction being executed.

REFERENCES:
patent: 3987291 (1976-10-01), Gooding et al.
patent: 5442769 (1995-08-01), Corcoran et al.
Iacobovici, Sorin, "A Pipelined Interface for High Floating-Point Performance with Precise Exceptions", IEEE Micro, vol. 8, No. 3, Jun. 1, 1988, pp. 77-87.
Kiyohara, Tokuzo et al., Register Connection: A New Approach to Adding Registers into Instructions Set Architectures, Computer Architecture News, vol. 21, No. 2, May 1, 1993, pp. 247-256.
Lee, Ruby B., "Subword Parallelism with MAX-2", IEEE Micro, vol. 16, No. 4, Aug. 1, 1996, pp. 51-59.
Muller, Mike, "ARM6 a High Performance Low Power Consumption Macrocell", Proceedings of the Spring Computer Society International Conference (COMPCON), No. Conf. 38, Feb. 22, 1993, Institute of Electrical and Electronics Engineers, pp. 80-87.
Sarkar, S. et al., "DSP Coprocessor for Event Filtering in a Data Acquisition System", 1990 IEEE Nuclear Science Symposium Conference Record, vol. 1 of 2, Oct. 22-27, 1990, pp. 313-317.
Toni Baker, "Mastering machines code on your ZX81," published 1981, Interface Publications, p. 64.

Affiliated with

Also associated with

Rating

Non-instruction base register addressing in a data processing ap does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-instruction base register addressing in a data processing ap, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-instruction base register addressing in a data processing ap will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1330830