Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1996-11-05
1998-06-30
Tung, Kee M.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
711217, 711173, 36523001, 36523003, 36523006, G06F 1206
Patent
active
057741352
ABSTRACT:
A processing system and method is disclosed to access non-contiguous memory locations within a memory block. An address is generated that has a first group of bits and a second group of bits. The first group is decoded to select one of a number of memory blocks. The second group has n bits configured to select any one of (2.sup.n -(n+1)) unique combinations of the locations within the selected block. This second group provides a different pattern corresponding to each different combination of the locations within the selected block. An application of this addressing scheme for video graphics processing is also disclosed.
REFERENCES:
patent: 4511964 (1985-04-01), Georg et al.
patent: 4642789 (1987-02-01), Lavelle
patent: 4656596 (1987-04-01), Thaden et al.
patent: 4656597 (1987-04-01), Bond et al.
patent: 4672538 (1987-06-01), Takane
patent: 4774652 (1988-09-01), Dhuey et al.
patent: 4860252 (1989-08-01), Sykora
patent: 4933877 (1990-06-01), Hasebe
patent: 4942541 (1990-07-01), Hoel et al.
patent: 4961153 (1990-10-01), Fredrickson et al.
patent: 5095422 (1992-03-01), Horigushi
patent: 5113492 (1992-05-01), Ariki et al.
patent: 5119331 (1992-06-01), Sussman
patent: 5134699 (1992-07-01), Aria et al.
patent: 5146571 (1992-09-01), Logan
patent: 5185694 (1993-02-01), Edenfield et al.
patent: 5210852 (1993-05-01), Sato
patent: 5235551 (1993-08-01), Sinofsky et al.
patent: 5282177 (1994-01-01), McLaury
patent: 5287470 (1994-02-01), Simpson
patent: 5293593 (1994-03-01), Hodge et al.
patent: 5309568 (1994-05-01), Ghosh et al.
patent: 5319606 (1994-06-01), Bowen et al.
patent: 5345573 (1994-09-01), Bowden, III et al.
patent: 5377344 (1994-12-01), Stager et al.
patent: 5404445 (1995-04-01), Matsumoto
patent: 5426739 (1995-06-01), Lin et al.
patent: 5487146 (1996-01-01), Guttag et al.
patent: 5499385 (1996-03-01), Farmwald et al.
patent: 5517609 (1996-05-01), Guillemaud et al.
patent: 5550961 (1996-08-01), Chimoto
patent: 5555425 (1996-09-01), Zeller et al.
Tung Kee M.
VLSI Technology Inc.
LandOfFree
Non-contiguous memory location addressing scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-contiguous memory location addressing scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-contiguous memory location addressing scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1864763