Pulse or digital communications – Cable systems and components
Reexamination Certificate
2007-11-06
2007-11-06
Ghayour, Mohammed (Department: 2611)
Pulse or digital communications
Cable systems and components
C375S346000, C455S283000, C455S280000
Reexamination Certificate
active
10739823
ABSTRACT:
Described are communication systems that convey differential and common-mode signals over the same differential channel. Noise-tolerant communication schemes use low-amplitude common-mode signals that are easily rejected by differential receivers, thus allowing for very high differential data rates. Some embodiments employ the common-mode signals to transmit backchannel signals for adjusting the characteristics of the differential transmitter. Backchannel control signals are effectively conveyed even if the forward channel transmitter is so maladjusted that the received differential data is unrecognizable. Systems in accordance with the above-described embodiments obtain these advantages without additional pins or communications channels, and are compatible with both AC-coupled and DC-coupled communications channels. Data coding schemes and corresponding data recovery circuits eliminate the need for complex, high-speed CDR circuits.
REFERENCES:
patent: 5412692 (1995-05-01), Uchida
patent: 5509126 (1996-04-01), Oprescu et al.
patent: 5559967 (1996-09-01), Foley et al.
patent: 6295323 (2001-09-01), Gabara
patent: 6545507 (2003-04-01), Goller
patent: 6573760 (2003-06-01), Gabara
patent: 6813483 (2004-11-01), Lynch et al.
patent: 7126378 (2006-10-01), Stojanovic et al.
patent: 2003/0201802 (2003-10-01), Young
patent: 2004/0179623 (2004-09-01), Huckeba
“A 5Gbps CMOS Frequency Tolerant Multi Phase Clock Recovery Circuit”, by Toru Iwata et al. 1 page. 2002.
Logicore, Bit Correlator v2.0—Product Specification for Xilinx. Mar. 2, 2001. 8 pages.
“Binary Phase Shift Keying”, by Don Johnson. Version 2.1: Aug. 23, 2001. pp. 1-4.
“Digital Transmitter: Introduction to Frequency Shift Keying,” by Matthew Berry. Version 2.2: Sep. 5, 2002. pp. 1-4.
“Phantom Mode Signaling in VLSI Systems”, by Thaddeus Gabara. 2001 IEEE. pp. 88-100.
Lattice Semiconductor Corporation, “Differential Signaling”, Application Note AN6019. May 2001. 4 pages.
“A Continuous-Time Common-Mode Feedback Circuit (CMFB) for High-Impedance Current Mode Application”, by Louis Luh et al. 4 pages. Last Modified Apr. 1, 2004.
“Understanding Common-Mode Signals”. APP 2045: May 21, 2003. 8 pages.
“A Multi-Gigabit CMOS Data Recovery Circuit Using an Analog Parallel Sampling Technique”, by Kasin Vichienchom et al. 201 IEEE. pp. IV-238-IV-241.
“An Adaptive PAM-4 5-Gb/s Backplane Transceiver in 0.25-um CMOS”, by John T. Stonick. IEEE Journal of Solid-State Circuits, vol. 38, No. 3, Mar. 2003. pp. 436-443.
“Digital Systems Engineering”, by William J. Dally and John W. Poulton. Cambridge University Press—1998. 2 cover sheets, 366-371.
Alon Elad
Chen Fred F.
Ho Andrew
Horowitz Mark A.
Stojanovic Vladimir
Behiel Arthur J.
Ghayour Mohammed
Rambus Inc.
Silicon Edge Law Group LLP
Williams Lawrence
LandOfFree
Noise-tolerant signaling schemes supporting simplified... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Noise-tolerant signaling schemes supporting simplified..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise-tolerant signaling schemes supporting simplified... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3857416