Noise suppression in large three state busses during test

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364574, 371 27, 371 28, H04B 1500

Patent

active

055508405

ABSTRACT:
A method for suppressing noise encountered during testing of large semiconductor chips is disclosed herein. Output drivers on the semiconductor chip may occasionally produce errant signals during testing, and such errant signals may be coupled through ground or nearby pins which are asynchronous edge sensitive pins to produce false internal transitions. The false internal transitions can cause the chip to fail the test. The proposed method suppresses the noise by disabling the output drivers during portions of the test which may induce errant signals and enables the output drivers when such potentially errant signals have passed.

REFERENCES:
patent: 3774053 (1973-11-01), Carlson
patent: 4857765 (1989-08-01), Cahill et al.
patent: 5119321 (1992-06-01), Burton, Jr. et al.
patent: 5149990 (1992-09-01), Yamazaki et al.
patent: 5265038 (1993-11-01), Kwok
patent: 5311453 (1994-05-01), Denenberg et al.
patent: 5386393 (1995-01-01), Hallee et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Noise suppression in large three state busses during test does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Noise suppression in large three state busses during test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise suppression in large three state busses during test will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1061556

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.