Noise management scheme for high-speed mixed-signal integrated c

Details Noise management scheme for high-speed mixed-signal integrated c Noise management scheme for high-speed mixed-signal integrated c

1998-09-30

2000-07-18

Williams, Howard L.

Coded data generation or conversion

Converter compensation

341144, 341155, H03M 106

Patent

active

060913495

ABSTRACT:
A technique for separating an operation of a digital stage into separate noise generation periods in order to time the generation of noise from the digital stage. The invention is utilized in a mixed-signal integrated circuit having analog and digital signals in which the timing of the noise generation ensures that noise is abated during an analog sampling event.

REFERENCES:
patent: 4194183 (1980-03-01), Neuner et al.
patent: 4202042 (1980-05-01), Connors et al.
patent: 4746899 (1988-05-01), Swanson et al.
patent: 4772871 (1988-09-01), Suzuki et al.
patent: 5307066 (1994-04-01), Kobayashi et al.
patent: 5369309 (1994-11-01), Bacrania et al.
patent: 5373293 (1994-12-01), Hirata
patent: 5805094 (1998-09-01), Roach et al.
D.R. Welland, B.P. Del Signore, and E.J. Swanson, A Stereo 16-Bit Delta --Sigma A/D Converter for Digital Audio, Journal of the Audio Engineering Society, Jun. 1989, pp. 476-486, vol. 37.

Affiliated with

Also associated with

Rating

Noise management scheme for high-speed mixed-signal integrated c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Noise management scheme for high-speed mixed-signal integrated c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise management scheme for high-speed mixed-signal integrated c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2041085