No resonance mode bang-bang phase detector

Details No resonance mode bang-bang phase detector No resonance mode bang-bang phase detector

2002-04-09

2004-11-23

Nguyen, Linh M. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By phase

C327S003000

Reexamination Certificate

active

06822483

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates generally to delay lock loop (DLL) circuits, and more particularly to a no-resonance bang-bang phase detector in a DLL for low jitter applications.
DLLs have been widely used for reducing clock skew.
FIG. 1
is a simplified block diagram of a conventional DLL circuit
100
. The circuit l
00
includes a reference clock signal line
101
, a clock variable delay unit
102
, a clock feedback signal line
103
, and a phase detector
106
having a lead output and a lag output. Most conventional DLL circuits use either a bang-bang phase detector (BBPD) or a linear phase detector (LPD) as the phase detector
106
. The circuit
100
further includes a filter
108
, a lock circuit
110
, and reference clock output
109
.
When the DLL circuit
100
is in lock mode, oscillation will occur at the output of the phase detector
106
. In the case where a BBPD is used, resonance will develop which results in a nonlinear behavior for the DLL circuit
100
. Unfortunately, the jitter performance of most DLLs is limited by the nonlinear behavior BBPDs because there is oscillation at lock mode. Alternatively, the LPD is very difficult to implement digitally.
What is needed is a BBPD without a resonance mode, having an operation more like a LPD. Further, what is needed is a phase detector circuit having low jitter.
SUMMARY OF THE INVENTION
This invention provides a phase detector circuit that eliminates oscillation in order to achieve low jitter performance. Embodied as a bang-bang phase detector (BBPD), the present invention operates much like a linear phase detector (LPD). The invention, in combination with a nonlinear digital filter, also provides a low-jitter performance for a delay lock loop (DLL) circuit.
According to one embodiment of the invention, a BBPD circuit includes a data signal line, a clock signal line, and a delay cell having an input coupled to the data input. The BBPD circuit further includes a first double flip-flop having a data input coupled to the data signal line and a clock input coupled to the clock signal line, and a second double flip-flop having a data input coupled to an output of the delay cell and a second input coupled to the clock signal line. The circuit further includes a NOR circuit having a first input coupled to an output of the first double flip-flop and a second input coupled to an output of the second double flip-flop. The circuit provides a lag output signal line coupled to an output of the NOR circuit, and a lead output signal line coupled to the output of the fourth flip-flop.
According to another embodiment of the invention, a delay lock loop (DLL) system or circuit includes a variable delay unit for receiving a reference clock signal, a clock buffer for receiving a clock feedback signal, and a phase detector. The phase detector includes a delay cell having an input for receiving an output of the variable delay unit, and a first sequential logic circuit having an input for receiving the output of the variable delay unit and a clock input for receiving the clock feedback signal. The phase detector further includes a second sequential logic circuit having an input for receiving an output of the delay cell, an input for receiving the clock feedback signal, and an output for outputting a lead signal. The phase detector further includes a NOR circuit having a first input for receiving an output of the first sequential logic circuit, a second input for receiving an output of the second sequential logic circuit, and an output for outputting a lag signal. The DLL further includes a nonlinear digital filter and control circuit for receiving the lead signal and lag signal, and for controlling the variable delay unit, and a lock circuit for receiving an output from the filter/control circuit and outputting an DLL output.
In accordance with the invention, the BBPD circuit operates much like a phase detector, and combined with a nonlinear digital filter, achieves low jitter. The BBPD operates according to a no-resonance mode to eliminate oscillation within the DLL.


REFERENCES:
patent: 4291274 (1981-09-01), Suzuki et al.
patent: 4959733 (1990-09-01), Miura et al.
patent: 6538475 (2003-03-01), Johansen et al.
Lee, Thomas H., et al., “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM,” IEEE J. Solid-State Circuits, vol. 29, No. 12, Dec. 1994, pp. 1491-1496.
Alexander, J.D.H., “Clock Recovery From Random Binary Signals,” Electronic Letters, vol. 11, No. 22, Oct. 30, 1975, pp. 541-542.
Hogge, Charles R., “A Self Correcting Clock Recovery Circuit,” IEEE Journal of Lightwave Technology, vol. LT-3, No. 6, Dec. 1985, pp. 1312-1314.

Affiliated with

Also associated with

Rating

No resonance mode bang-bang phase detector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with No resonance mode bang-bang phase detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and No resonance mode bang-bang phase detector will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3293454