Electrical computers and digital processing systems: interprogra – Event handling or event notification
Reexamination Certificate
2003-07-17
2008-08-12
Rudy, Andrew Joseph (Department: 3687)
Electrical computers and digital processing systems: interprogra
Event handling or event notification
C718S101000, C718S102000, C714S010000, C705S034000
Reexamination Certificate
active
07412707
ABSTRACT:
A system for processing a batch which is distributed into a plurality of independent segments. A preferred embodiment of this invention calls for implementation on a symmetrical multiprocessing platform, however, the invention is also applicable to massively parallel architectures as well as uniprocessor environments. Each segment comprises a plurality of discrete events, each discrete event comprising a plurality of sub-events to be processed. The system operates to process each discrete event within each segment sequentially and each sub-event within each discrete event sequentially. The plurality of segments may be processed on an uniprocessor, an SMP system or an MPP system. By balancing the number of discrete events in each segment using a “coarse grain” approach, a flexible but efficient use of processor availability is obtained.
REFERENCES:
patent: 3991406 (1976-11-01), Downing et al.
patent: 4084224 (1978-04-01), Appell et al.
patent: 4495562 (1985-01-01), Yamaji et al.
patent: 4495570 (1985-01-01), Kitajima et al.
patent: 4503499 (1985-03-01), Mason et al.
patent: 4530051 (1985-07-01), Johnson et al.
patent: 4577272 (1986-03-01), Ballew et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4780821 (1988-10-01), Crossley
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4885677 (1989-12-01), Heilman et al.
patent: 4914570 (1990-04-01), Peacock
patent: 4969092 (1990-11-01), Shorter
patent: 5027269 (1991-06-01), Grant et al.
patent: 5043866 (1991-08-01), Myre, Jr. et al.
patent: 5062040 (1991-10-01), Bishop et al.
patent: 5065311 (1991-11-01), Masai et al.
patent: 5117352 (1992-05-01), Falek
patent: 5129084 (1992-07-01), Kelly, Jr. et al.
patent: 5140689 (1992-08-01), Kobayashi
patent: 5151987 (1992-09-01), Abraham et al.
patent: 5179699 (1993-01-01), Iyer et al.
patent: 5179702 (1993-01-01), Spix et al.
patent: 5220501 (1993-06-01), Lawlor et al.
patent: 5220665 (1993-06-01), Coyle, Jr. et al.
patent: 5237684 (1993-08-01), Record et al.
patent: 5247664 (1993-09-01), Thompson et al.
patent: 5247675 (1993-09-01), Farrell et al.
patent: 5249290 (1993-09-01), Heizer
patent: 5303297 (1994-04-01), Hillis
patent: 5305454 (1994-04-01), Record et al.
patent: 5321698 (1994-06-01), Nguyen et al.
patent: 5355484 (1994-10-01), Record et al.
patent: 5359642 (1994-10-01), Castro
patent: 5375074 (1994-12-01), Greenberg et al.
patent: 5430875 (1995-07-01), Ma
patent: 5455952 (1995-10-01), Gjovaag
patent: 5517555 (1996-05-01), Amadon et al.
patent: 5668993 (1997-09-01), Peters et al.
patent: 5724584 (1998-03-01), Peters et al.
patent: 5724585 (1998-03-01), Hassitt et al.
patent: 5757678 (1998-05-01), Leeke
patent: 5884284 (1999-03-01), Peters et al.
patent: 5999916 (1999-12-01), Peters et al.
patent: 6282519 (2001-08-01), Peters et al.
patent: 6332167 (2001-12-01), Peters et al.
patent: 6658488 (2003-12-01), Peters et al.
patent: 6708226 (2004-03-01), Peters et al.
patent: WO9523372 (1995-08-01), None
patent: WO9523373 (1995-08-01), None
patent: WO97/24688 (1997-07-01), None
patent: WO98/30012 (1998-07-01), None
Flexcell Product Overview Brochure, “Flexcell™Customer Information Management,” Feb. 1993, 20 pages.
Quinn, Michael J., Designing Efficient Algorithms for Parrallel Computers, copyright 1987, pp. 13-42, published by McGraw-Hill, Inc., U.S.A.
Sequent Flier, “Symmetry 2000/450 and 2000/750 with the DYNIX/ptx Operating System,” circa Oct. 7, 1994, 4 pages.
Hewlett Packard Flier, “HP 9000 Series 800 Integrated Business Server Family,” downloaded Feb. 22, 1994, pp. 1-6.
Kador, John, “Reengineer to Boost Software Productivity,” Datamation, vol. 38, No. 25, Dec. 15, 1992, 3 pages, Cahners Publishing Associates LP.
Kambhatla, Srikanth and Walpole, Jonathan, “Recovery with Limited Replay: Fault-Tolerant Processes in Linda,” Parallel and Distributed Processing, 1990 Proceedings, pp. 715-718, IEEE Cat. No. TH0328-5/90/0000/0715.
Maier, Joachim, “Fault Tolerance Lessons Applied to Parrallel Computing,”COMPCON Spring '93 IEEE Computer Society Int'l Conference, 1993, pp. 244-252, IEEE Cat. No. 1063-6390/93.
Osterhaug, Anita, Ed., Guide to Parrallel Programming On Sequent Computer Systems, 2nd Edition, copyright 1989, pp. 1-1 - 3-6, published by Prentice Hall, Englewood Cliffs, New Jersey.
Osterhaug, Anita, Guide To Parrallel Programming On Seguent Computer Systems, Sequent Technical Publications, 1989, 180 pages, published by Sequent Computer Systems, Inc.
Quinn, Michael J., Parallel Computing: Theory and Practice, 2nd Edition, copyright 1994, pp. 1-85, published by McGraw-Hill, Inc., U.S.A.
Ralston et al., Editors, Encyclopedia of Computer Science, 3rd Edition, copyright 1993, pp. 1011-1025, published by Van Nostrand Reinhold, New York.
Arnold, Jr. David J.
Holt Clayton Walter
Peters Michael S.
Rudy Andrew Joseph
Zagorin O'Brien Graham LLP
LandOfFree
No-reset option in a batch billing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with No-reset option in a batch billing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and No-reset option in a batch billing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4016079