NMOS pass transistor digital signal processor for a PRML system

Details NMOS pass transistor digital signal processor for a PRML system NMOS pass transistor digital signal processor for a PRML system

1995-09-06

1998-11-24

Vo, Don N.

Pulse or digital communications

Receivers

Particular pulse demodulator or detector

375345, H04L 2706

Patent

active

058418121

ABSTRACT:
A digital signal processor for a PRML system includes: an NMOS pass transistors gain control circuit responsive to a digital data signal for adjusting the gain of the digital data signal; an NMOS pass transistor phase control circuit responsive to the digital data signal for adjusting the phase of the data signal; and an NMOS pass transistor Viterbi maximum likelihood detector circuit for determining the most probable sequence of symbols in the data signal.

REFERENCES:
patent: 4606027 (1986-08-01), Otami
patent: 4890299 (1989-12-01), Dolivo et al.
patent: 4893316 (1990-01-01), Jarc et al.
patent: 4987383 (1991-01-01), Mauthe
patent: 5099501 (1992-03-01), Surkoezi
patent: 5311178 (1994-05-01), Pan et al.
patent: 5341249 (1994-08-01), Abbott et al.
patent: 5422601 (1995-06-01), Kovacs et al.
patent: 5506800 (1996-04-01), Dao-Trong
Cideciyan et al., "A PRML System for Digital Magnetic Recording" IEEE Journal on Selected Areas in Communication, vol. 10, No. 1, Jan. 1992, pp. 38-56.
Knudson et al., "Dynamic Threshold Implementation of the Maximum-Likelihood Detector for the EPR4 Channel", Globecom '91, pp. 2135-2139.
M.J. Ferguson, "Optimal Reception for Binary Partial Response Channels", The Bell System Technical Journal, vol. 51, No. 2, Feb., 1972, pp. 493-505.
Richetta, et al., "A 16MB/s PRML Read/Write Data Channel", 1995 IEEE International Solid State Circuit Conference, Digest of Technical Papers, pp. 78-79.
Siegel et al., "Modulation and Coding for Information Storage", IEEE Communication Magazine, Dec. 1991, pp. 68-86.
Yano et al., "A 3.8-ns CMOS 16.times.16-b Multiplier Using Complementary Pass-Transistor Logic", IEEE Journal of Solid-State Circuits, vol. 25, No. 2, Apr. 1990, pp. 388-395.
Yano et al, "A 30n-ns CMOS 16.times.16-6 Multiplier Using Complementary Pass-Transistor Logic," IEEE Journal of Solid State Circuits, vol. 25, No. 2 Apr. 1990, pp. 388-395.

Affiliated with

Also associated with

Rating

NMOS pass transistor digital signal processor for a PRML system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with NMOS pass transistor digital signal processor for a PRML system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NMOS pass transistor digital signal processor for a PRML system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1711431