Neuron unit and neuron unit network

Details Neuron unit and neuron unit network Neuron unit and neuron unit network

1990-07-10

1992-07-14

MacDonald, Allen R.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307201, 382 14, G06F 1518

Patent

active

051310732

ABSTRACT:
A neuron unit simultaneously processes a plurality of binary input signals. The neuron unit includes input lines for receiving first and second input signals which undergo transitions with time, first and second memories for storing weighting coefficients, a first gate for successively obtaining a logical product of one of the first input signals and a corresponding one of the weighting coefficients read out from the first memory for each of the first input signals, a second gate for successively obtaining a logical product of one of the second input signals and a corresponding one of the weighting coefficients read out from the second memory for each of the second input signals, a third gate for obtaining a logical sum of logical products output from the first gate, a fourth gate for obtaining a logical sum of logical products output from the second gate, and an output part including an inverter for inverting the logical sum output from the fourth gate and a gate for obtaining one of a logical product and a logical sum of the logical sum output from the third gate and an inverted logical sum output from the inverter. This gate outputs an output signal of the neuron unit.

REFERENCES:
patent: 4943931 (1990-07-01), Allen
patent: 4950917 (1990-08-01), Holler et al.
patent: 4951238 (1990-08-01), Andes et al.
patent: 4994982 (1991-02-01), Duranton et al.
patent: 5004932 (1991-04-01), Nejime
patent: 5008833 (1991-04-01), Agranat et al.
Murray et al., "Asynchronous VLSI Neural Networks Using Pulse-Stream Arithmetic", IEEE Journal of Solid-State Circuits, vol. 23 N. Jun. 3,1988 pp. 689-97.
Murray, "Pulse Arithmetic in VLSI Neural Networks", IEEE Micro, Dec. 1989, pp. 64-73.
Ramacher et al., "WSI Architecture of Neurocomputer Module", 1990 International Conference on Wafer-Scale Integration, pp. 124-130.
Skubiszewski, "A Hardware Emulator for Binary Neural Networks", INNC '90 Paris-International Neural Network Conference, Jul. 9-13/90 pp. 555-558.
Yasunaga et al., "A Water Scale Integration Neular Network Utilizing Completely Digital Circuits", Proc. UCNN International Joint Conf. on Neural Networks, vol. 2 Jun. 18-22, 1989, pp. II-213-217.
Yuzo Hirai et al., "Design of a Completely Digital Neuro-Chip", Institute of Information Sciences and Electronics, University of Tsukuba, pp. 89-96.

Affiliated with

Also associated with

Rating

Neuron unit and neuron unit network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Neuron unit and neuron unit network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Neuron unit and neuron unit network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-342259