Neuro-computer

Details Neuro-computer Neuro-computer

1992-05-20

1992-12-08

MacDonald, Allen R.

Boots, shoes, and leggings

395 24, 395 27, 364DIG2, 364DIG1, G06F 1516

Patent

active

051704633

ABSTRACT:
A neurocomputer connected to a host computer, the neurocomputer having a plurality of processor elements, each of the processor elements being placed at each of node of a lattice respectively, the neurocomputer includes a plurality of first processor elements, each of the first processor elements being placed at a node of the lattice, capable of transmitting data from and to the host computer and capable of transmitting the data to one of adjacent processor elements, a plurality of second processor elements, each of the second processor elements being placed at a node of the lattice, capable of receiving the data from one of adjacent processor elements, and capable of sending the data to another adjacent processor elements from which the data is not outputted. The neurocomputer also includes a plurality of rectangular regions, each of the rectangular regions including a plurality of the processor elements, a plurality of physical processors, each of the processors being placed in each of the rectangular regions and connected with adjacent processors each other, each of the processors being capable of inputting and outputting to and from the host computer and having all functions of the processor elements included in the rectangular region, and a device for distributing the physical processors to one or a plurality of divided sections formed in the rectangular regions in such a manner that each of the sections is substantially equally assigned to each of the physical processors by permutation.

REFERENCES:
patent: 4514807 (1985-04-01), Nogi
patent: 4633472 (1986-12-01), Krol
patent: 4644496 (1987-02-01), Andrews
patent: 4660166 (1987-04-01), Hopfield
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4739476 (1988-04-01), Fiduccia
patent: 4766534 (1988-08-01), De Benedictis
patent: 4796199 (1989-01-01), Hammerstrom et al.
patent: 4809193 (1989-02-01), Jourjine
patent: 4811210 (1989-03-01), McAulay
patent: 4858147 (1989-08-01), Conwell
patent: 4891782 (1990-01-01), Johnson
patent: 4908751 (1990-03-01), Smith
patent: 4912647 (1990-03-01), Wood
patent: 4918617 (1990-04-01), Hammerstrom et al.
patent: 4918618 (1990-04-01), Tomlinson, Jr.
patent: 4920487 (1990-04-01), Baffes
patent: 4942517 (1990-07-01), Cok
patent: 4951239 (1990-08-01), Andes et al.
The Computer Journal, vol. 30, No. 5, Oct. 1987, pp. 413-419; B. M. Forrest et al: "implementing neural network models on parallel computers".
Proceedings of the 1983 International Conference on Parallel Processing, Columbus, Ohio, Aug. 1983, pp. 95-105. IEEE, New York US; T. Hoshino et al: "Highly parallel processor array PAX for wide scientific applications".
1988 Cern School of Computing, Oxford, Aug. 1988, pp. 104-126; P. C. Treleaven: "Parallel architectures for neurocomputers".
IEEE Communications Magazine, vol. 26, No. 6, Jum. 1988, pp. 45-50; T. G. Robertazzi: "Toroidal networks".
Proceedings of the IEEE 1988 National Aerospace and Electronics Conference NAECON '88, Dayton, May 1988, vol. 4, pp. 1574-1580; B. C. Deer et al: "Parallel processor for the simulation of adaptive networks".
D. A. Pomerleau et al, "Neural Network Simulation at Warp Speed: How We Got 17 Million Connections Per Second," Proceedings of the IEEE ICNN, San Diego, Calif., Jul. 1988, vol. II, pp. 143-150.
S. Y. Kung and J. N. Hwang, "Parallel Architectures for Artificial Neural Networks," Proceedings of the IEEE ICNN, San Diego, Calif., Jul. 1988, vol. II, pp. 165-172.
S. Y. Kung and J. N. Hwang, "Ring Systolic Designs for Artificial Neural Nets," Abstracts of the First Annual INNS Meeting, Boston, Mass., Sep. 1988, p. 390.
G. Blelloch and C. R. Rosenberg, "Network Learning on the Connection Machine," Proceedings of the IJCAI, Milano, Italy, Aug. 1987, pp. 323-326.
A. Johannet et al, "A Transputer-Based Neurocomputer," Parallel Programming of Transputer Based Machines: Proceedings of the 7th OCCAM User Group Technical Meeting Grenoble, France, Sep. 1987, pp. 120-127.
D. Suter and X. Deng, "Neural Net Simulation on Transputers," Australian Transputer and OCCAM User Group Conference Proceedings, Royal Melbourne Institute of Technology, Jun. 1988, pp. 43-47.
Jim Baily and Dan Hammerstrom, "Why VLSI Implementation of Associative VLCNs Require Connection Multiplexing," Proceedings of the IEEE ICNN, San Diego, Calif., Jul. 1983, vol. II, pp. 173-180.
M. Rundnick and D. Hammerstrom, "An Interconnect Structure for Wafer Scale Neurocomputers," Abstracts of the First annual INNS Meeting, Boston, Mass., Sep. 1988, p. 405.
T. Beynon and N. Dodd, "The Implementation of Multi-Layer Perceptron on Transputer Networks," Parallel Programming of Transputer Based Machines: Proceedings of the 7th OCCAM User Group Technical Meeting Grenoble, France, Sep. 1987, pp. 108-119.

Affiliated with

Also associated with

Rating

Neuro-computer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Neuro-computer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Neuro-computer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-965876