Neural semiconductor chip and neural networks incorporated there

Details Neural semiconductor chip and neural networks incorporated there Neural semiconductor chip and neural networks incorporated there

1995-06-07

1998-02-10

Hafiz, Tariq R.

395 21, 395 27, G06F 1518, G06E 100

Patent

active

057178321

ABSTRACT:
A base neural semiconductor chip (10) including a neural network or unit (11(#)). The neural network (11(#)) has a plurality of neuron circuits fed by different buses transporting data such as the input vector data, set-up parameters, and control signals. Each neuron circuit (11) includes logic for generating local result signals of the "fire" type (F) and a local output signal (NOUT) of the distance or category type on respective buses (NR-BUS, NOUT-BUS). An OR circuit (12) performs an OR function for all corresponding local result and output signals to generate respective first global result (R*) and output (OUT*) signals on respective buses (R*-BUS, OUT*-BUS) that are merged in an on-chip common communication bus (COM*-BUS) shared by all neuron circuits of the chip. In a multi-chip network, an additional OR function is performed between all corresponding first global result and output signals (which are intermediate signals) to generate second global result (R**) and output (OUT**) signals, preferably by dotting onto an off-chip common communication bus (COM**-BUS) in the chip's driver block (19). This latter bus is shared by all the base neural network chips that are connected to it in order to incorporate a neural network of the desired size. In the chip, a multiplexer (21) may select either the intermediate output or the global output signal to be fed back to all neuron circuits of the neural network, depending on whether the chip is used in a single or multi-chip environment via a feed-back bus (OR-BUS). The feedback signal is the result of a collective processing of all the local output signals.

REFERENCES:
patent: 4326259 (1982-04-01), Cooper et al.
patent: 5060278 (1991-10-01), Fukimizu
patent: 5165010 (1992-11-01), Masuda et al.
patent: 5222193 (1993-06-01), Brooks et al.
patent: 5272657 (1993-12-01), Basehore et al.
patent: 5579440 (1996-11-01), Brown
J. H. Winters, et al, "Minimum Distance Automata in Parallel Networks for Optimum Classification" Neural Networks, V. 2, pp. 127-132, 1989.
I-Chang Jou, et al, "Parallel Distributed Processing with Multiple One-Output Back-Propagation Neural Networks" IEEE Int'l. Symp. on Circuits & Systems, V. 3/5 pp. 1408-1411, 1991.
M. Holler et al, "A High Performance Adaptive Classifier Using Radial Basis Functions" Submitted to Government Microcircuit Applications Conference, Nov. 9-12, 1992, Las Vegas, Nevada, pp. 1-4.
Tomlinson et al, "A digital neural network architecture for VLSI"; IJCNN, pp. 545-550 vol. 2, 17-21 Jun. 1990.
Borgstrom et al, "Programmable current-mode neural network for implementation in analogue MOS VLSI"; IEE Proceedings, vol. 137, iss: 2, pp. 175-178, Apr. 1990.

Affiliated with

Also associated with

Rating

Neural semiconductor chip and neural networks incorporated there does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Neural semiconductor chip and neural networks incorporated there, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Neural semiconductor chip and neural networks incorporated there will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2085068