Neural network expressing apparatus including refresh of stored

Details Neural network expressing apparatus including refresh of stored Neural network expressing apparatus including refresh of stored

1992-11-03

1997-12-09

Davis, George B.

395 27, 395 22, G06F 700

Patent

active

056968833

ABSTRACT:
A self-organizable neural network expressing unit includes a plurality of neuron units electronically expressing nerve cell bodies, and a plurality of synapse expressing units electronically expressing synapses for coupling neuron units through programmed coupling strengths represented by synapse load values, and a control circuit for supplying a pattern of random number data as an educator data. When the pattern of random number data is generated, the neural network expressing unit carries out correction of synapse load values as in a learning mode of operation using the pattern of random number data as an educator data. The memorized internal states in the neural network expressing unit is reinforced based on a faded memory thereof, and the synapse load values are precisely maintained for a long time, resulting in a reliable neural network expressing unit.

REFERENCES:
patent: 4903226 (1990-02-01), Tsividis
patent: 4926064 (1990-05-01), Tapang
patent: 4947482 (1990-08-01), Brown
patent: 5053638 (1991-10-01), Furutani et al.
patent: 5148514 (1992-09-01), Arima et al.
patent: 5155802 (1992-10-01), Mueller et al.
patent: 5175798 (1992-12-01), Taylor et al.
patent: 5220496 (1993-06-01), Tanaka et al.
patent: 5220641 (1993-06-01), Shima et al.
patent: 5255347 (1993-10-01), Matsuba et al.
patent: 5259064 (1993-11-01), Furuta et al.
patent: 5274746 (1993-12-01), Mashiko
patent: 5280792 (1994-01-01), Leong et al.
patent: 5293453 (1994-03-01), Frazier
patent: 5293457 (1994-03-01), Arima et al.
patent: 5298796 (1994-03-01), Tawel
patent: 5299286 (1994-03-01), Imondi et al.
patent: 5303328 (1994-04-01), Masui et al.
patent: 5308915 (1994-05-01), Ohya et al.
patent: 5343555 (1994-08-01), Yayla et al.
patent: 5369731 (1994-11-01), Masumoto et al.
Eberhardt et al, "Design of Parallel Hardware Neural Network Systems From Custom VLSI `Building Block` Chips" IJCNN, Jun. 1989.
Murry et al, "A synchronous VLSI Neural Networks Using Pulsestream arithmetic", IEEE Journal of Solid State Circuits, 1988.
Goser et al, "VLSI Technologies for Artificial Neural Networks", IEEE Micro, 1989.
Teleaven, et al, "VLSI Architectures for Neural Networks", IEEE Micro, 1989.
"A 336-Neuron 28k-Synapse Self-Learning Neural Network Chip with Branch-Neuron-Unit Architecture", by Yutaka Arima et al., 1991 IEEE International Solid-State Circuits Conference, pp. 182-183.
"A BiCMOS Analog Neural Network with Dynamically Updated Weights", by Takayuki Morishita et al., 1990 IEEE International Solid-State Circuits conference, pp.142-143.

Affiliated with

Also associated with

Rating

Neural network expressing apparatus including refresh of stored does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Neural network expressing apparatus including refresh of stored , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Neural network expressing apparatus including refresh of stored will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1614816