Neural network employing leveled summing scheme with blocked arr

Details Neural network employing leveled summing scheme with blocked arr Neural network employing leveled summing scheme with blocked arr

1989-05-26

1991-08-13

Baker, Stephen M.

Boots, shoes, and leggings

307201, 364513, 365 49, 365185, 382 30, 382 33, G06J 100, G11C 1504

Patent

active

050401343

ABSTRACT:
A novel associative network architecture is described in which a neural network is subdivided into a plurality of smaller blocks. Each block comprises an array of pattern matching cells which is used for calculating the relative match, or Hamming distance, between an input pattern and a stored weight pattern. The cells are arranged in columns along one or more local summing lines. The total current flowing along the local summing lines for a given block corresponds to the match for that block. Each of the blocks are coupled together using a plurality of global summing lines. The global summing lines sum the individual current contributions from the local summing lines of each associated block. Coupling between the local column lines and the global summing lines is achieved by using a specialized coupling device which permits control of the coupling ratio between the lines. By selectively turning on or off various blocks a measure of the match for individual blocks or for groups of blocks representing a subset of the network, may be calculated. Control over the coupling ratio within the blocks also prevents destructive levels of current from building up on the global summing lines.

REFERENCES:
patent: 4090174 (1978-05-01), Van Voorhis
patent: 4660166 (1987-04-01), Hopfield
patent: 4760437 (1988-07-01), Denker et al.
patent: 4773024 (1988-09-01), Faggin et al.
patent: 4782460 (1988-11-01), Spencer
patent: 4796199 (1989-01-01), Hammerstrom et al.
patent: 4802103 (1989-01-01), Faggin et al.
Lippman, R., "An Introduction to Computing with Newal Nets", IEEE ASSP Magazine, Apr. 1987, pp. 4-22.
Raffel, J., "Electronic Implementation of Neuromorphic Systems", Proc. IEEE 1988 Custom Integrated Circuits Conf., Rochester, N.Y., May 16-19,1988, paper no. 10.1.
"A Pipelined Associative Memory Implemented in VLSI", by Clark et al., IEEE Journal of Solid State Circuits, vol. 24, No. 1, pp. 28-34; Feb. 1989.

Affiliated with

Also associated with

Rating

Neural network employing leveled summing scheme with blocked arr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Neural network employing leveled summing scheme with blocked arr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Neural network employing leveled summing scheme with blocked arr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1532152