Neural engine for emulating a neural network

Details Neural engine for emulating a neural network Neural engine for emulating a neural network

1993-07-19

1995-06-06

Downs, Robert W.

395 22, 395 27, G06F 1518

Patent

active

054229839

ABSTRACT:
The neural engine (20) is a hardware implementation of a neural network for use in real-time systems. The neural engine (20) includes a control circuit (26) and one or more multiply/accumulate circuits (28). Each multiply/accumulate circuit (28) includes a parallel/serial arrangement of multiple multiplier/accumulators (84) interconnected with weight storage elements (80) to yield multiple neural weightings and sums in a single clock cycle. A neural processing language is used to program the neural engine (20) through a conventional host personal computer (22). The parallel processing permits very high processing speeds to permit real-time pattern classification capability.

REFERENCES:
patent: 3287649 (1966-11-01), Rosenblatt
patent: 4972363 (1990-11-01), Nguyen et al.
patent: 4974146 (1990-11-01), Works et al.
patent: 5052043 (1991-09-01), Gaborski
patent: 5107454 (1992-04-01), Niki
patent: 5131072 (1992-07-01), Yoshizawa et al.
patent: 5136717 (1992-08-01), Morley et al.
patent: 5155802 (1992-10-01), Mueller et al.
"Design of Parallel Hardware Neural Network Systems From Custom Analog VLSI, `Building Block` Chips", Silvio Eberhardt, Tuan Duong and Anil Thakoor, vol. 2, IJCNN, Jun. 18-22, 1989.
"Simulation Machine and Integrated Implementation of Neural Networks" L. B. Almeida and C. J. Wellekens (Eds.), C. Jutten and A. Guerin and J. Hrault EURASIP Workshop Feb. 15-17, 1990.
"A digital Neuro-Chip with Unlimited Connectability for large scale Neural Networks", Yuzo Hirai.
"VLSI Architectures for Neural Networks", Philip Treleaven, Marco Pacheco and Marley Vellasco, 1989 IEEE.
"Neurocomputers: Machines for Implementing Neural Networks", Chapter-8--from Neurocomputing by Hecht-Nielsen, Robert, 1990.
"A General Purpose Digital Architecture for Neural Network Simulations", M. Duranton and N. Mauduit, 1st IEE Int. Conf on Artificial Neural Networks, 16-18 Oct., 1989.
An Introduction to Computing with Neural Nets. Richard P. Lippmann, IEEE ASSP Magazine, Apr. 1987.
IEEE First International Conference on Neural Networks, San Diego, Calif., US, 21-24 Jun. 1987, IEEE, S. C. J. Garth: "A chipset for high speed simulation of neural network systems", pp. III-443-452, see figures 3,4; p. 446, line 1--p. 449, line 8.
Neuronimes 89, Nimes FR, 13-16 Nov. 1989, C. Jutten et al.: "Emulateurs de reseaux neuronaux", pp. 1-15, see figure 4; p. 8, line 26--p. 12, line 6.
1990 IEEE International Symposium on Circuits and Systems, vol. 4 of 4, New Orleans, La., US, 1-3 May 1990, S. Shams et al.: "Mapping of neural networks onto programmable parallel machines", pp. 2613-2617 see figure 8; p. 2615, right-hand column, line 4--p. 2617, left-hand col., line 33.
IEEE International Conference on Neural Networks, San Diego, Calif., US, 24-27 Jul. 1988, D. A. Pomerleau et al.: "Neural network simulation at Warp Speed: How we got 17 million connections per second", pp. II-143-150 see figure 1; p. 144, lines 1-21; p. 148, lines 15-24; p. 149, lines 7-19.

Affiliated with

Also associated with

Rating

Neural engine for emulating a neural network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Neural engine for emulating a neural network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Neural engine for emulating a neural network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-993633